

Electrostatic Discharge Protection

Advances and Applications

EDITED BY JUIN J. LIOU











Contents

Prefacex		
Editors	xiii	
Contributor	sxv	
Chapter 1	Introduction to Electrostatic Discharge Protection	
	Juin J. Liou	
Chapter 2	Design of Component-Level On-Chip ESD Protection for Integrated Circuits13	
	Charvaka Duvvury	
Chapter 3	ESD and EOS: Failure Mechanisms and Reliability	
	Nathaniel Peachey and Kevin Mello	
Chapter 4	ESD, EOS, and Latch-Up Test Methods and Associated Reliability Concerns	
	Alan W. Righter	
Chapter 5	Design of Power-Rail ESD Clamp Circuits with Gate-Leakage Consideration in Nanoscale CMOS Technology	
	Ming-Dou Ker and Chih-Ting Yeh	
Chapter 6	ESD Protection in Automotive Integrated Circuit Applications 87	
	Javier A. Salcedo and Jean-Jacques Hajjar	
Chapter 7	ESD Sensitivity of GaN-Based Electronic Devices	
	Gaudenzio Meneghesso, Matteo Meneghini, and Enrico Zanoni	
Chapter 8	ESD Protection Circuits Using NMOS Parasitic Bipolar Transistor	
	Teruo Suzuki	
Chapter 9	ESD Development in Foundry Processes	

Contributors

David L. Catlett, Jr.

Texas Instruments Dallas, Texas

Roger A. Cline

Texas Instruments Dallas, Texas

Charvaka Duvvury

Texas Instruments (Retired) Dallas, Texas

Zhenghao Gan

Semiconductor Manufacturing International Corporation Shanghai, China

Jean-Jacques Hajjar

Analog Devices Wilmington, Massachusetts

Ming-Dou Ker

National Chiao Tung University Hsinchu, Taiwan

You Li

IBM

Essex Junction, Vermont

Juin J. Liou

University of Central Florida Orlando, Florida

Kevin Mello

Qorvo

Greensboro, North Carolina

Gaudenzio Meneghesso

University of Padova Padova, Italy

Matteo Meneghini

University of Padova Padova, Italy

Nathaniel Peachey

Qorvo

Greensboro, North Carolina

Ponnarith Pok

Texas Instruments Dallas, Texas

Alan W. Righter

Analog Devices Wilmington, Massachusetts

Javier A. Salcedo

Analog Devices Wilmington, Massachusetts

Andrei A. Shibkov

Angstrom DA San Jose, California

Teruo Suzuki

Fujutsu Corporation Tokyo, Japan

Vladislav A. Vashchenko

Maxim Integrated Systems Palo Alto, California

Design of Power-Rail ESD Clamp Circuits with Gate-Leakage Consideration in Nanoscale CMOS Technology

Ming-Dou Ker and Chih-Ting Yeh

CONTENTS

5.1	Introd	luction	68
5.2		ss Techniques Used to Implement the Power-Rail ESD Clamp Circuit.	
	5.2.1	Traditional RC-Based Power-Rail ESD Clamp Circuit with	
		Thick Gate Oxide	69
	5.2.2	Using the High-k/Metal Gate Structure	70
	5.2.3	Using the Parasitic Capacitance between Metal Layer	
		(MOM Capacitor)	70
5.3	Circu	it Techniques Used to Implement the Power-Rail ESD	
	Clam	p Circuit	
	5.3.1	Feedback-Enhanced Triggering Technique	72
	5.3.2	Cascaded PMOS-Feedback Technique	72
	5.3.3	Reducing the Gate Area of the MOS Capacitor	73
	5.3.4	Reducing the Voltage Drop across the MOS Capacitor (I)	74
	5.3.5	Reducing the Voltage Drop across the MOS Capacitor (II)	75
	5.3.6	Capacitor-Less Design of Power-Rail ESD Clamp Circuit	76
	5.3.7	Resistor-Less Design of Power-Rail ESD Clamp Circuit	79
	5.3.8	Diode-String ESD Detection Circuit	
5.4	Discussion and Comparison		82
	5.4.1	Standby Leakage Current	
	5.4.2	HBM ESD Robustness	83
	5.4.3	Area Efficiency and Design Complexity	83
	5.4.4	Mis-Triggered	84
5.5	Summ	nary	84
Refe	References		

5.1 INTRODUCTION

Electrostatic discharge (ESD) phenomenon is a charge flow when two objects with different voltage potentials reach contact. Such ESD events can cause serious damage to the integrated circuit (IC) products, during assembly, testing, and manufacturing. To protect the IC products with the required ESD specifications, typically such as 2 kV in human body model (HBM) [1] and 200 V in machine model (MM) [2], the whole-chip ESD protection scheme formed with the power-rail ESD clamp circuit had been often used in the modern IC products [3]. As shown in Figure 5.1, the power-rail ESD clamp circuit is a vital element for ESD protection under different ESD stress modes. The ESD stress modes include $V_{\rm dd}$ -to- $V_{\rm ss}$ (or $V_{\rm ss}$ -to- $V_{\rm dd}$) ESD stress between the rails, as well as the positive-to- $V_{\rm ss}$ (PS) mode, negative-to- $V_{\rm ss}$ (NS) mode, positive-to- $V_{\rm dd}$ (PD) mode, and negative-to- $V_{\rm dd}$ (ND) mode, from input/output (I/O) to $V_{\rm dd}/V_{\rm ss}$. Therefore, the power-rail ESD clamp circuit must provide low-impedance discharging path under ESD events but keep in off-state with standby leakage current as low as possible under normal circuit operation conditions.

In advanced nanoscale CMOS technology, there are two commonly used processes provided from foundry for some specified purposes. They are low-power (LP) and general-purpose (GP) processes. LP process is used for LP product with a 1.2 V core design and 2.5 V or 3.3 V I/O option. Because LP process is developed for LP product, there is basically no serious gate leakage issue. Therefore, a large-sized MOSFET drawn in the layout style of big field-effect transistor (BigFET) is usually adopted as the ESD clamp device in the power-rail ESD clamp circuit.

GP process provides higher performance transistors for high-speed or high-frequency applications with 1 V core design and 2.5 V I/O option. In GP process, the thickness of gate-oxide layer is thinner than that in LP process (or with a lower threshold voltage, V_{tb}) to gain higher driving current. However, the thinner gate oxide impacts





FIGURE 5.1 Typical whole-chip ESD protection scheme with the power-rail ESD clamp circuit under different ESD stress conditions.



Electrostatic Discharge Protection: Advances and Applications

Juin J. Liou

Hardback £95.00 eBook £66.50 eBook Rental from £43.00

September 25, 2015 by CRC Press

Reference - 304 Pages - 236 B/W Illustrations

ISBN 9781482255881 - CAT# K24034

Series: Devices, Circuits, and Systems

For Librarians

Available on CRCnetBASE >>



Description

Table of Contents

Editor(s) Bio

Reviews

Features

- Provides a single source for cutting-edge information vital to the research and development of effective, robust electrostatic discharge (ESD) protection solutions
- Brings together contributions from internationally respected researchers and engineers with expertise in ESD design, optimization, modeling, simulation, and characterization
- · Delivers timely coverage of component- and system-level ESD protection for