

# Novel ESD Implantation for Sub-Quarter-Micron CMOS Technology with Enhanced Machine-Model ESD Robustness

Ming-Dou Ker, Hsin-Chyh Hsu, and Jeng-Jie Peng \*

Nanoelectronics and Gigascale Systems Laboratory  
Institute of Electronics, National Chiao-Tung University  
Taiwan, E-mail: mdker@iee.org

\*Analog IP Technology Section, SoC Technology Center  
Industrial Technology Research Institute, Taiwan  
E-mail: jjpeng@iee.org

**Abstract** -- A novel ESD implantation method is proposed to significantly improve machine-model (MM) electrostatic discharge (ESD) robustness of CMOS integrated circuits in sub-quarter-micron CMOS processes. By using this method, the ESD current is discharged far away from the surface channel of NMOS, therefore the NMOS can sustain a much higher ESD level, especially under the machine-model ESD stress. The MM ESD robustness of the gate-grounded NMOS (ggNMOS) with a device dimension of  $W/L=300\mu\text{m}/0.5\mu\text{m}$  has been successfully improved from the original 450V to become 675V in a 0.25- $\mu\text{m}$  CMOS process.

## 1. Introduction

Component-level ESD stresses on IC products had been classified as three models [1]: the human-body model (HBM) [2]-[4], the machine model (MM) [5]-[6], and the charged device model (CDM) [7]-[8]. The ESD voltage ratio between the HBM and MM ESD robustness of CMOS IC products were around  $\sim 10$  in the submicron ( $1.0 \sim 0.5\mu\text{m}$ ) CMOS processes [9]-[10]. Typically, a CMOS IC product, which has a HBM ESD robustness of 2kV, can sustain a MM ESD stress of 200V. However, this ratio has approached to about 15  $\sim$  20 in the sub-quarter-micron CMOS processes. The CMOS IC fabricated by the sub-quarter-micron CMOS processes can be still designed to have a high HBM robustness, but it becomes more challenging to have a high enough MM ESD level.

In the past, most of ESD design efforts were focused to improve HBM ESD robustness of IC products. With a high HBM ESD robustness, the IC products also had a high enough MM ESD level. However, the MM ESD robustness of IC products has been found to degrade much worse than its HBM ESD robustness in the sub-quarter-micron CMOS processes. How to effectively improve MM ESD robustness of IC products has become a challenge in the sub-quarter-micron CMOS processes. But, from the past literature, it is seldom to see the design or method for improving MM ESD robustness.

In this paper, a novel ESD implantation method is therefore proposed to improve HBM and MM ESD levels of CMOS ICs. Especially, this method can significantly increase ESD level of NMOS under the MM ESD zapping. The experimental result in this paper is the first report in the literature to significantly increase MM ESD robustness in CMOS technology by a general process-compatible ESD implantation method.

## 2. HBM and MM ESD Current Waveforms

The real ESD current discharging waveforms of HBM and MM ESD stresses through the gate-grounded NMOS (ggNMOS) are measured and compared to find the difference. The experimental setup to measure the current waveforms during ESD test is illustrated in Fig. 1, where the digital oscilloscope with current probe is used to measure the ESD transient currents in time domain. The actual ESD current waveforms flowing through the ggNMOS with a device dimension of  $W/L=300\mu\text{m}/0.5\mu\text{m}$  under 4-kV HBM and 400-V MM ESD stresses are measured and shown in Fig. 2 and Fig. 3, respectively.




Fig. 1 The experimental setup to measure the ESD transient current waveforms during ESD test.





Fig. 2 The measured ESD current discharging waveform through the ggNMOS, which is zapped by 4-kV HBM ESD voltage.


The current peak of 4-kV HBM ESD stress in Fig. 2 is 3.54A, whereas that of 400-V MM ESD stress in Fig. 3 is as high as 4.94A. As comparing these two ESD current waveforms, the MM ESD stress has a much higher ESD current peak within a shorter current pulse width. This implies that the MM ESD events generate more heat in a shorter time period to burn out the device, and therefore cause a much lower ESD robustness. MM ESD protection has become more difficult than HBM in sub-quarter-micron CMOS processes.




**Fig. 3** The measured ESD current discharging waveform through the ggNMOS, which is zapped by 400-V MM ESD voltage.

### 3. ESD Implantation Methods


In submicron CMOS technology, the NMOS fabricated with LDD structure to overcome the hot-carrier issue, as shown in Fig. 4, often leads to a lower ESD robustness. To improve ESD robustness, some CMOS processes provide one extra ESD-implantation mask to modify the NMOS devices of I/O circuits without the LDD peak structure [11]. One of the traditional ESD implantation methods, with n-type impurity for improving ESD robustness of NMOS, is shown in Fig. 5. The N\_ESD impurity in sub-quarter-micron CMOS process often has a lower concentration than that of N+ drain/source diffusion to overcome the hot-carrier issue. A comparison on the effectiveness of improving ESD robustness among the traditional ESD implantation methods had been experimentally investigated in [11].




**Fig. 4** The normal NMOS device with lightly-doped-drain (LDD) structure to overcome the hot-carrier issue.



**Fig. 5** The traditional ESD implantation method with n-type impurity for improving ESD robustness of NMOS.



**Fig. 6** The new proposed ESD implantation method to significantly improve machine-model ESD robustness of NMOS. The spacing "S" is the important layout parameter to be investigated.



**Fig. 7** The corresponding layout top view of the NMOS with the new proposed ESD implantation method. The layout parameter "S" is also indicated in this figure.

To significantly improve MM ESD robustness of NMOS in I/O circuits, the novel ESD implantation method is proposed in Fig. 6, where the spacing "S" is the important layout parameter to be investigated. In Fig. 6, the ESD implantation region covers the whole drain region of NMOS device, but except the region around the drain contact. The corresponding layout top view of the NMOS with the proposed ESD implantation method is drawn in Fig. 7, where the layout parameter "S" is also indicated. This ESD

implantation region has a doping concentration ( $N_{\text{ESD}}$ ) lighter than that of the original ( $N^+$ ) drain diffusion. Therefore, the junction covered by the proposed ESD implantation method has an increased junction breakdown voltage. But, the region without covering by this ESD implantation has the original junction breakdown voltage.

When a positive ESD voltage is applied to the pad with the VSS relatively grounded. The drain of NMOS is stressed by the ESD voltage and therefore breaks down to clamp the overstress voltage on the pad. The region, which is not covered by the  $N_{\text{ESD}}$  implantation, has a lower junction breakdown voltage, therefore the ESD current is first discharged through this region to generate the substrate current ( $I_{\text{trig}}$ , indicated in Fig. 6) to quickly trigger on the lateral n-p-n BJT in the NMOS device. The ESD current is finally discharged through the parasitic lateral n-p-n BJT in the NMOS, where such ESD current path is far away from the weakest surface channel of the NMOS. So, the MM ESD level of the NMOS can be effectively improved.

#### 4. Experimental Results

To investigate the effectiveness of the new proposed ESD implantation method, some test chips drawn with different layout spacing “S” had been fabricated in a 0.25- $\mu\text{m}$  CMOS process with shallow trench isolation. The new proposed  $N_{\text{ESD}}$  implantation (shown in Fig. 6) on the test devices is directly realized by using the traditional ESD implantation method with light n-type impurity, which had been an optional process step in general CMOS technologies provided by the most foundries. But, the region to be implanted with the light n-type impurity is drawn in the layout of test devices with different spacing “S”. To simplify investigate the dependence of the ESD-implanted region (adjusted by the spacing “S” in layout) on ESD robustness of ggNMOS devices, the layout spacing of the drain diffusion between two poly gates is fixed at 5.7  $\mu\text{m}$  for all devices in the experimental test chips. The fabricated devices with different spacing “S” are measured by the curve tracer to investigate DC I-V characteristics, by the transmission line pulsing (TLP) system [12]–[14] to investigate secondary breakdown current ( $I_{t2}$ ), and by the *ZapMaster* ESD simulator to investigate HBM and MM ESD robustness. The experimental results are shown in the following subsections.

##### 4.1 DC I-V Characteristics

The measured DC I-V curves of the ggNMOS devices with different layout spacing “S” are compared in Fig. 8. The trigger (switching) voltages of the ggNMOS devices with  $S=0$  or 2.3  $\mu\text{m}$  are 9.8V, but that of the ggNMOS device with  $S=4.9$   $\mu\text{m}$  is 9.72V. The holding points of the ggNMOS devices with the layout spacing “S” of 0, 2.3, and 4.9  $\mu\text{m}$  have no obvious variation. The DC behaviors of those devices are almost the same, as those shown in Fig. 8. The new proposed ESD implantation method does not modify the channel region of the NMOS devices. When such NMOS devices are used in the output buffer as the pull-down devices, their I-V curves are similar to that of the normal NMOS device in the same CMOS process. This result

provides the same device I-V behavior on the ESD-implanted NMOS, as that of normal NMOS, for working as the functional output devices in CMOS ICs.




Fig. 8 The measured DC I-V curves of ggNMOS with the new proposed ESD implantation under different layout spacing “S”.

##### 4.2 TLP I-V Characteristics

The TLP-measured I-V curves of a ggNMOS with  $W/L=300\mu\text{m}/0.5\mu\text{m}$ , fabricated in a 0.25- $\mu\text{m}$  CMOS process with the new proposed ESD implantation method, are shown in Fig. 9 under the different layout spacing “S”. The TLP system used in this measurement has been set up with a pulse width of 100ns and a rise time of 10ns [14]. The dependence of the second breakdown current ( $I_{t2}$ ) on the layout spacing “S” of the ggNMOS fabricated with the new proposed ESD implantation method is shown in Fig. 10. The  $I_{t2}$  of the ggNMOS with  $S=0\mu\text{m}$  is only 2.90A, when it has a device dimension of  $W/L=300\mu\text{m}/0.5\mu\text{m}$ . But, its  $I_{t2}$  can be significantly improved up to 3.64A, when the spacing S is increased to 4.9 $\mu\text{m}$ . Under the same layout area of the ggNMOS with  $W/L=300\mu\text{m}/0.5\mu\text{m}$  (the drain diffusion between two poly gates is fixed at 5.7  $\mu\text{m}$ ), the  $I_{t2}$  can be improved 25.5% by using the new proposed ESD implantation method.






Fig. 9 The TLP-measured I-V curves of ggNMOS with the new proposed ESD implantation under different layout spacing “S”.

The TLP-measured I-V curves of ESD-implanted ggNMOS under different channel width but a fixed  $S=1.5\mu\text{m}$  are shown in Fig. 11. The  $I_{t2}$  of such ESD-implanted ggNMOS is linearly increased when its channel width is increased. This implies that the ESD-implanted ggNMOS with multiple fingers in layout will have good turn-on uniformity during ESD stress.



**Fig. 10** The dependence of the second breakdown current ( $I_{t2}$ ) on the layout spacing “S” of the ggNMOS fabricated with the new proposed ESD implantation method.




**Fig. 11** The TLP-measured I-V curves of ggNMOS with the new proposed ESD implantation under different channel width but a fixed  $S=1.5\mu\text{m}$ .

#### 4.3 ESD Test Results


The ESD-implanted ggNMOS devices are also verified by the ESD tester under both HBM and MM ESD stresses. The ESD failure threshold (ESD level) is defined at the minimum voltage level of ESD stress that causes the ggNMOS having a leakage current greater than  $1\mu\text{A}$  under the voltage bias of  $3.3\text{V}$ . The dependences of HBM and MM ESD levels on the channel width of ggNMOS with  $S=0$  or  $1.5\mu\text{m}$  are shown in Fig. 12. The HBM and MM ESD levels are linearly increased, when the channel width of ggNMOS is increased. However, as comparing the lines between the HBM and MM ESD levels under different layout spacing  $S$ , the MM ESD level has an obvious improvement if the ggNMOS is drawn with a wider  $S$ . The dependences of the HBM and MM ESD robustness on the layout spacing “S” of ESD-implanted ggNMOS, under a fixed device dimension of

$W/L=300\mu\text{m}/0.5\mu\text{m}$ , are shown in Fig. 13. With the same layout area and device dimension in the ESD-implanted ggNMOS, the wider spacing “S” can lead to higher HBM and MM ESD levels. The HBM ESD level of this ESD-implanted ggNMOS with a fixed device dimension of  $W/L=300\mu\text{m}/0.5\mu\text{m}$  is improved from the original  $5.75\text{kV}$  (with  $S=0$ ) to become  $6.75\text{kV}$  (with  $S=4.9\mu\text{m}$ ). The MM ESD level of this ESD-implanted ggNMOS, with  $W/L=300\mu\text{m}/0.5\mu\text{m}$ , is also improved from the original  $450\text{V}$  (with  $S=0$ ) to become  $675\text{V}$  (with  $S=4.9\mu\text{m}$ ).


The ratio between the HBM and MM ESD levels (and the MM/ $I_{t2}$  ratio) on the layout spacing “S” of the ESD-implanted ggNMOS with  $W/L=300\mu\text{m}/0.5\mu\text{m}$  are further compared in Fig. 14. The HBM/MM ESD level ratio of the ESD-implanted ggNMOS with  $W/L=300\mu\text{m}/0.5\mu\text{m}$  has a value of 12.67 when the spacing  $S=0\mu\text{m}$ . As seen in Fig. 14, this HBM/MM ESD level ratio can be decreased to 9.93, when the spacing “S” is enlarged to  $4.9\mu\text{m}$  in the ESD-implanted ggNMOS. From the experimental results, the new proposed ESD implantation method can significantly increase the MM ESD level of the NMOS devices in sub-quarter-micron CMOS processes. The HBM/MM ESD level ratio can be successfully kept at  $\sim 10$  by this novel ESD implantation method.



**Fig. 12** The dependence of HBM and MM ESD robustness on the channel width of ESD-implanted ggNMOS with  $S=0$  or  $1.5\mu\text{m}$ .



**Fig. 13** The dependence of the HBM and MM ESD robustness on the layout spacing “S” of ggNMOS fabricated with the new proposed ESD implantation method.



**Fig. 14** The dependences of the HBM/MM ratio and the MM/It2 ratio on the layout spacing “S” of ggNMOS fabricated with the new proposed ESD implantation method.

## 5. Conclusion

A novel ESD implantation method proposed to significantly improve machine-model ESD robustness of NMOS devices has been practically verified in a 0.25-μm CMOS process. From the experimental results, this ESD implantation method can successfully increase the MM (HBM) ESD level of ggNMOS, with a fixed device dimension of W/L=300μm/0.5μm and the same silicon area, from the original 450V (5.75kV) to become 675V (6.75kV) when the layout spacing S is increased from 0 to 4.9 μm. The HBM/MM ESD level ratio can be successfully kept at ~10 by this ESD implantation method. The proposed ESD implantation method, which is process compatible to general CMOS processes with an additional non-critical mask layer of light-doping ESD implantation, is very suitable for using in the IC products to improve their machine-model ESD robustness.

The future work of this study is to investigate the effectiveness of the new proposed ESD implantation method on the NMOS devices with different doping concentrations of the N<sub>ESD</sub> implantation in CMOS processes. Another future work is to verify the effectiveness of the new proposed ESD implantation method on the NMOS devices in stacked configuration [15]-[16], which had been widely used in the mixed-voltage interface I/O circuits [17].

## References

- [1] M.-D. Ker, J.-J. Peng, and H.-C. Jiang, “ESD test methods on integrated circuits: an overview,” in *Proc. of IEEE Int. Conf. on Electronics, Circuits and Systems*, 2001, vol. 2, pp. 1011-1014.
- [2] JEDEC Standard JESD22-A114-B, “Electrostatic discharge (ESD) sensitivity testing human body model,” JEDEC, June 2000.
- [3] Microelectronics Test Method Standard MIL-STD-883D Method 3015.7, “Electrostatic discharge sensitivity classification,” US Department of Defense, 1991.
- [4] ESD Association Standard Test Method ESD STM-5.1, “for electrostatic discharge sensitivity testing – Human Body Model (HBM) – component level,” ESD Association, 1998.
- [5] EIA/JEDEC Standard Test Method A115-A, “Electrostatic discharge (ESD) sensitivity testing machine model (MM),” EIA/JEDEC, 1997.
- [6] ESD Association Standard Test Method ESD STM-5.2, “for electrostatic discharge sensitivity testing – Machine Model – component level,” ESD Association, 1999.
- [7] JEDEC Standard JESD22-C101-A, “Field-induced charged-device model test method for electrostatic discharge withstand thresholds of microelectronic components,” JEDEC, June 2000.
- [8] ESD Association Standard Test Method ESD STM-5.3.1, “for electrostatic discharge sensitivity testing – Charged Device Model (CDM) – component level,” ESD Association, 1999.
- [9] M. Kelly, G. Servais, T. Diep, D. Lin, S. Twerefour, and G. Shah, “A comparison of electrostatic discharge models and failure signatures for CMOS integrated circuit devices,” in *Proc. of EOS/ESD Symp.*, 1995, pp. 175-185.
- [10] G. Notermans, P. de Jong, and F. Kuper, “Pitfalls when correlating TLP, HBM and MM testing,” in *Proc. of EOS/ESD Symp.*, 1998, pp. 170-176.
- [11] M.-D. Ker and C.-H. Chuang, “ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration,” in *Proc. of Int. Symp. on Physical and Failure Analysis of Integrated Circuits*, 2001, pp. 85-90.
- [12] J. Barth, K. Verhaege, L. Henry, and J. Richner, “TLP calibration, correction, standards, and new techniques,” in *Proc. of EOS/ESD Symp.*, 2000, pp. 85-96.
- [13] H. Hyatt, J. Harris, A. Alanzo, and P. Bellew, “TLP measurements for verification of ESD protection device response,” in *Proc. of EOS/ESD Symp.*, 2000, pp. 111-120.
- [14] T.-Y. Chen, M.-D. Ker, and C.-Y. Wu, “The application of transmission-line-pulsing technique on electrostatic discharge protection devices,” in *Proc. of Taiwan EMC Conference*, Taipei, Taiwan, 1999, pp.260-265.
- [15] W. Anderson and D. Krakauer, “ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration,” in *Proc. of EOS/ESD Symp.*, 1998, pp. 54-62.
- [16] M.-D. Ker, C.-H. Chuang, K.-C. Hsu, and W.-Y. Lo, “ESD protection design for mixed-voltage I/O circuit with substrate-triggered technique in sub-quarter-micron CMOS process,” in *Proc. of IEEE Int. Symp. on Quality Electronic Design*, 2002, pp.331-336.
- [17] M. Pelgrom and E. Dijkmans, “A 3/5 V compatible I/O buffer,” *IEEE Journal of Solid-State Circuits*, vol. 30, pp. 823-825, 1995.