International ESD Workshop 2008

The Impact of BIGFET Clamp Device Layout on ESD Protection Circuit Robustness

Chih-Ting Yeh, Yung-Chih Liang, and Ming-Dou Ker *

SoC Technology Center (STC)
Industrial Technology Research Institute (ITRI)
Hsinchu, Taiwan.

* Institute of Electronics
National Chiao Tung University (NCTU)
Hsinchu, Taiwan.

Author's Biography

- Chih-Ting Yeh was born in Hsinchu, Taiwan, R.O.C., in 1982. He received the B.S. degree in electrophysics and the M.S. in electronics engineering, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 2004 and 2006, respectively.
- In 2007, he joined Industrial Technology
 Research Institute (ITRI), Hsinchu, Taiwan, R.O.C.
 as a Design Engineer. His main research
 includes the I/O interface circuit design and ESD
 application for RF.

Abstract

- In CMOS ICs, it is a challenging topic to effectively improve ESD robustness with limited layout area.
- In this paper, the power-rail ESD clamp circuit with BIGFET clamp device has been designed and fabricated in a 0.13-mm CMOS technology to investigate the impacts of some circuit and layout parameters on its ESD robustness.
- I The measured results reveal that there is an optimized RC time constant to get better ESD robustness from the power-rail ESD clamp circuit.


Outline

- **I** Introduction
- I Design Concern
 - **ü** RC Time Constant
 - **ü** Device Layout of BIGFET
 - **ü** Simulation
- I Results and Discussion
 - **ü** Turn-on Verification
 - **ü TLP I-V Measurement**
 - ü ESD Robustness
- I Conclusion

Technology Road Map

Rapid decay of the gate oxide breakdown voltage BV_{ox}.

The ESD design window of input gate oxide protection is dramatically narrowing down.




Ref.: M. Mergens, et al., "ESD protection circuit design for ultra-sensitive IO application in advanced sub-90nm CMOS technologies," in *Proc. of ISCAS*, 2005, pp. 1194-1197.

Power-Rail ESD Clamp Circuit

can distinguish the difference of the raising edges between power-on and ESD-stress conditions.


I ESD clamp device is designed to conduct huge ESD current during ESD events.



ESD Clamp Device


In this work, the ESD clamp device was implemented by a NMOS transistor with a large channel width, also called as BIGFET.

- Such device has two conduction paths:
- **ü** surface channel of NMOS
- ü parasitic npn BJT in NMOS



ESD Detecting Circuit

- I ESD detecting circuit is composed of RC and inverter string.
- The sizes of the inverter string were gradually increased.




Outline

- I Introduction
- I Design Concern
 - **ü RC Time Constant**
 - **ü** Device Layout of BIGFET
 - **ü** Simulation
- I Results and Discussion
 - **ü** Turn-on Verification
 - **ü TLP I-V Measurement**
 - ü ESD Robustness
- I Conclusion


RC Time Constant

- I HBM pulse width is about 100 ns (half-energy period).
- RC time constant was designed at 0.1~1 ms.
- RC time constants of 0.1 ms, 0.5 ms, and 1.0 ms are investigated in this work.




Device Layout of BIGFET


- I L= 0.18 mm, W_{total} = 2000 mm.
- S_{dg} is split as 0.22 mm, 0.33 mm, and 0.44 mm in the test chip fabricated in a 0.13-mm CMOS Process.



Simulation (1/2)



Simulation (2/2)




Outline

- **Introduction**
- I Design Concern
 - **ü** RC Time Constant
 - **ü** Device Layout of BIGFET
 - **ü** Simulation
- **Results and Discussion**
 - **ü** Turn-on Verification
 - **ü TLP I-V Measurement**
 - **ü ESD Robustness**
- **I** Conclusion


Measurement Setup for Turn-On Verification

- Power-on: a 1.2-V ramp voltage with rise time (tr) of 1 ms.
- ESD-like Event : a 3.0-V voltage pulse with tr= 5 ns.




Measured Results of Turn-On Verification (1/2)

During normal power-on operation, the voltage waveform across the ESD clamp circuit follows the power-on waveform generated from power supply.




Measured Results of Turn-On Verification (2/2)

I For ESD-like event, ESD clamp circuit can clamp the overstress voltage pulse and the turn-on duration is longer when ESD detecting circuit is designed with larger RC time constant.




TLP Measured Results (1/2)

The BIGFET drawn with a large S_{dg} performs a lower turn-on resistance.



TLP Measured Results (2/2)


- For a given S_{dg} = 0.44 mm, there is an optimized result in the testkeys among three kinds of time constants.
- When RC= 0.5 ms, the turn-on resistance of clamp circuit is the lowest one and It2 is the highest one.



HBM ESD Robustness

RC Time Constant	S _{dg} =0.44 mm		S _{dg} =0.33 mm		S _{dg} =0.22 mm	
	(+)	(-)	(+)	(-)	(+)	(-)
0.1 ms	7.5 kV	7.5 kV	6.5 kV	7.5 kV	5.5 kV	7.5 kV
0.5 ms	>8.0 kV	>8.0 kV	7.0 kV	>8.0 kV	5.5 kV	7.5 kV
1.0 ms	7.5 kV	>8.0 kV	5.5 kV	>8.0 kV	4.5 kV	7.5 kV

Discharging Paths under ESD Stress



Conclusions

- Although the layout area is increasing with larger S_{dg} , the effective improvement on ESD level is more beneficial to on-chip ESD protection design.
- From TLP measured results, the clamp device (BIGFET) drawn with larger S_{dg} indeed performs lower turn-on resistance.
- There is an optimized value on RC time constant for using in the ESD detecting circuit.

References

- [1] S. Voldman, *ESD Physics and Devices*, John Wiley & Sons, Ltd., England, 2004.
- [2] M.-D. Ker, "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI," *IEEE Trans. on Electron Devices*, vol. 46, pp. 173-183, 1999.
- [3] R. Merrill and E. Issaq, "ESD design methodology," in *Proc. of EOS/ESD Symp.*, 1993, pp. 233-237.
- [4] J. Li, R. Gauthier, and E. Rosenbaum, "A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection," in *Proc. of EOS/ESD Symp.*, 2004, pp. 273-279.
- [5] M. Mergens, et al., "ESD protection circuit design for ultra-sensitive IO application in advanced sub-90nm CMOS technologies," in *Proc. of ISCAS*, 2005, pp. 1194-1197.