# Impact of Layout Pickups to ESD Robustness of MOS Transistors in sub 100-nm CMOS Process

Ming-Dou Ker<sup>1, 2</sup>, Yong-Ru Wen<sup>1</sup>, Wen-Yi Chen<sup>1</sup>, and Chun-Yu Lin<sup>1</sup>

<sup>1</sup>Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan <sup>2</sup>Department of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan

Abstract — Electrostatic discharge (ESD) is an inevitable event in CMOS integrated circuits. Layout structure is one of the important factors that affect ESD robustness of MOS transistors. In this work, the impact of inserting additional layout pickups to ESD robustness of both multi-finger NMOS and PMOS transistors has been studied in a 90-nm CMOS process. Measurement results have shown that multi-finger MOS transistors without additional pickup inserted into their source regions can sustain a higher ESD protection level at the same effective device dimension.

Keywords-electrostatic discharge (ESD), pickup

## I. INTRODUCTION

As CMOS technologies keep scaling down, thin oxide thickness of MOS transistors in nano-scale technologies has made integrated circuits (ICs) to be extremely sensitive to electrostatic discharges (ESD). On-chip ESD protection design has therefore become one of the major reliability concerns to CMOS ICs, especially in sub 100-nm technology nodes.

Because ESD is an inevitable event to IC products, input/output (I/O) pins that have NMOS and PMOS transistors have to be provided with enough resistivity against ESD stresses. Moreover, because the average cost of a die in sub 100-nm technologies is expensive, it is important to optimize ESD protection transistors to have a high ESD robustness within limited cell heights and widths.

To discharge the high ESD energy without causing damage to ICs, turn on of parasitic bipolar junction transistors (BJTs) inherent in NMOS or PMOS transistors plays an




Figure 1. Layout top view and device cross-sectional view of a finger-type NMOS without additional pickup.

important role. Moreover, ESD protection transistors are often drawn with multiple fingers to save layout area. Accordingly, layout arrangement substantially affects ESD protection levels of MOS field effect transistors (MOSFETs) [1]. It has been reported in a 130-nm CMOS technology that additional layout pickups degrade ESD protection level of NMOS [2]. This work continues investigating the effect of additional layout pickups to ESD robustness of MOSFETs in sub 100-nm technology nodes. Furthermore, the research scope in this work has been extended to not only the gate-grounded NMOS (GGNMOS) but also the gate-VDD PMOS (GDPMOS), which has been reported to be the bottleneck of high ESD protection level under negative-to-V<sub>DD</sub> ESD tests at I/O pins [3], [4].

### II. NMOS WITH DIFFERENT NUMBERS OF PICKUPS

Layout top view and device cross-sectional view of an NMOS with silicide blocking is shown in Fig. 1 [5]. The multifinger NMOS shown in Fig. 1 does not have an additional pickup but only the P+ guard ring surrounding the whole NMOS device to define the body (substrate) potential. Because the solid ground in the NMOS is the P+ guard ring, parasitic np-n BJTs inherent in the NMOS have different substrate resistances (Rsub), as shown in Fig. 1. Asymmetry of Rsub has been reported as an important factor that substantially affects turn-on uniformity of parasitic BJTs [6]. Fig. 2 shows the layout top view and device cross-sectional view of an NMOS with an additional P+ pickup at source of the NMOS. The additional P+ pickup in NMOS is short to source and P+ guard ring of the NMOS. With the additional pickup inserted in source of the NMOS, Rsub between parasitic BJTs can be effectively balanced, as shown in Fig. 2.




Figure 2. Layout top view and device cross-sectional view of a finger-type NMOS with an additional P+ pickup at source of the NMOS.




Figure 3. Layout diagrams showing NMOS devices with (a) 0, (b) 1, (c) 2, and (d) 5, P+ pickups inserted in source of NMOS. All tested NMOS devices have the same effective device dimension, 12 fingers with each finger width of  $20\mu m$  and channel length of  $0.12\mu m$ .




Figure 4. (a) Measured TLP I-V curves of 90-nm 1.0-V GGNMOS with different numbers of pickups. (b) Enlarged I-V characteristics at low current region, showing the increase in both It1 and Vh when more pickups were inserted into the GGNMOS.

From the viewpoint of Rsub symmetry of parasitic BJTs, inserting additional pickups at source of NMOS can improve turn-on uniformity of NMOS during ESD stresses. However, it is known that low Rsub of parasitic lateral BJTs leads to increase in snapback holding voltage (Vh). As a result, power dissipation during ESD stresses over the NMOS device that has




Figure 5. TLP-measured trigger current and holding voltages of GGNMOS with different numbers of pickups.




Figure 6. Second breakdown current and HBM ESD protection level of GGNMOS with different numbers of pickups. Measurement results show that inserting additional pickups reduces ESD robustness of 90-nm GGNMOS.

a lower Rsub becomes higher, which can degrade ESD robustness of the NMOS device.

To clarify the effect of additional layout pickups to ESD protection level of NMOS in sub 100-nm technology nodes, different numbers of P+ pickups were inserted into 1.0-V silicide-blocked NMOS devices fabricated in a 90-nm CMOS process. Layout top views of studied NMOS with 0, 1, 2, and 5 additional pickups at source of the NMOS are shown in Figs. 3(a), 3(b), 3(c), and 3(d), respectively. Gate of NMOS devices were internally short to their source, and all tested NMOS devices have the same effective device dimension of  $240\mu\text{m}/0.12\mu\text{m}$  and the same layout style, except for the arrangement of additional pickups.

100-ns transmission line pulsing (TLP) measurement results of the GGNMOS with different numbers of pickups are shown in Fig. 4(a) [7]. The failure criterion of TLP tests is 1-μA leakage current under 1.0-V drain bias. The device without additional pickup is labeled as Normal. From Fig. 4(a), it can be observed that the higher the number of additional pickup is, the lower the measured second breakdown current (It2) becomes. Low current region of Fig. 4(a) is enlarged and shown in Fig. 4(b). Among the measured devices in Fig. 4(b), because the GGNMOS with 5 pickups has the smallest effective Rsub of parasitic BJTs, a higher bipolar trigger current (It1) is required to forward bias the base-emitter (P-substrate/N+ source) junction and to trigger on parasitic BJTs. It can also be observed that the GGNMOS with 5 pickups

shows the highest snapback holding voltage. TLP-measured It1 and Vh of GGNMOS devices with different numbers of pickups are summarized in Fig. 5. TLP-measured second breakdown current and measured human-body model (HBM) ESD protection levels are summarized in Fig. 6. It2 (HBM ESD protection level) of GGNMOS without pickup was degraded from ~1.3A (~2.8kV) to ~0.7A (~2.2kV) when 5 pickups were inserted into the layout structure. From these experimental results, it is clear that inserting additional layout pickups results in degradation on ESD performance of 90-nm ESD protection NMOS.

### III. PMOS WITH DIFFERENT NUMBERS OF PICKUPS

Though PMOS in ESD protection schemes are often used to provide a current discharging path from I/O pads to the power supply line through the parasitic body diode [8], PMOS are susceptible to ESD failure under high ESD stress voltages [4]. As the layout top view and device cross-sectional view of a PMOS with an additional N+ pickup shown in Fig. 7, parasitic p-n-p BJTs inherent in PMOS can be triggered on when voltage across the PMOS is high enough, *i.e.* at high ESD stress voltages.




Figure 7. Layout top view and device cross-sectional view of a finger-type PMOS with an additional N+ pickup at source of the PMOS.




Figure 8. Layout diagrams showing PMOS devices with (a) 0, (b) 1, (c) 2, and (d) 5, N+ pickups inserted in source of PMOS. All tested PMOS devices have the same effective device dimension, 12 fingers with each finger width of  $20\mu m$  and channel length of  $0.12\mu m$ .

To study the effect of pickups to the ESD robustness of GDPMOS, different numbers of N+ pickups were inserted to source of 1.0-V silicide-blocked PMOS devices fabricated in




Figure 9. (a) Measured TLP *I-V* curves of 90-nm 1.0-V GDPMOS with different numbers of pickups. (b) Enlarged *I-V* characteristics at low current region, showing that inserting pickups in GDPMOS barely affects trigger voltage of GDPMOS.

the 90-nm CMOS process. Figs. 8(a) to 8(d) respectively show layout diagrams of the studied PMOS devices with 0, 1, 2, and 5 pickups. N+ guard ring, N+ pickups, and gate were internally short to source of PMOS.

100-ns TLP measurement results of the GDPMOS with different numbers of pickups are shown in Fig. 9(a). The failure criterion is 1-µA leakage current under 1.0-V source bias. Because of the small bipolar beta gain (β) of parasitic p-np BJTs in PMOS, all the measured TLP I-V curves in Fig. 9(a) barely show snapback phenomenon [9]. Measurement results in Fig. 9(a) also show that the insertion of N+ pickups to PMOS has little effect on second breakdown current. Low current characteristics of Fig. 9(a) are enlarged and shown in Fig. 9(b). Without the snapback phenomenon, bipolar trigger voltage (Vt1) instead of It1 was used as the benchmark to analyze the effect of pickups to the turn on of parasitic BJTs inherent in PMOS. From Fig. 9(b), Vt1 of PMOS without additional pickup is slightly smaller than those of PMOS with additional pickups. However, the Vt1 difference is trivial, which can come from the fact that body (N-Well) of PMOS has an inherent high sheet resistance, so that a small amount of body current due to avalanche generation during ESD stresses can easily forward bias the collector-base junction. As a result,




Figure 10. Second breakdown current and HBM ESD protection level of GDPMOS with different numbers of pickups. Measurement results show that inserting additional pickups has little effect on ESD robustness of GDPMOS in sub 100-nm technology.




Figure 11. Chip microphotograph and layout of test devices studied in this work.

inserting pickups to PMOS has a trivial effect on turn-on of parasitic p-n-p BJTs. Measurement results in Fig. 9(a) also show that inserting N+ pickups to PMOS has little effect on turn-on resistance of TLP-measured *I-V* curves. Moreover, for lack of snapback during ESD stresses, PMOS does not suffer from the non-uniform turn on effect. As a result, inserting pickups showed trivial impact on It2 of PMOS devices.

Measured second breakdown current and HBM ESD protection levels of PMOS devices with different numbers of pickups are summarized in Fig. 10. It2 (HBM ESD protection level) of GDPMOS without pickup in Fig. 10 is ~1.1A (~2.3kV), and It2 (HBM ESD protection level) of GDPMOS with 5 pickups is ~1.15A (~2.4kV). Layout area of GDPMOS without pickup and that of GDPMOS with 5 pickups are  $1127\mu m^2$  and  $1300\mu m^2$ , respectively. Therefore, from the viewpoint of ESD protection efficiency per layout area, inserting inner pickups is negative to either GGNMOS or GDPMOS in sub 100-nm CMOS technologies. Chip

microphotograph and layout of the studied devices in this work are shown in Fig. 11.

# IV. CONCLUSION

Effect of additional layout pickups to the ESD robustness of NMOS and PMOS transistors in sub 100-nm technology nodes has been studied in this work. Test devices were fabricated in a 90-nm 1.0-V CMOS process with silicide blocking. Experimental results show that inserting additional pickups has negative impact to the ESD protection level of NMOS, and barely affects the ESD protection level of PMOS. However, layout area of MOS transistors expands due to the insertion of additional pickups. It is therefore from the ESD protection point of view that additional pickups are not suggested for both NMOS and PMOS transistors in sub 100-nm CMOS technologies.

### ACKNOWLEDGMENT

This work was supported in part by Ministry of Economic Affairs, Taiwan, R.O.C., under Grant 98-EC-17-A-01-S1-104, and in part by United Microelectronics Corporation. The authors would like to thank Mr. Tien-Hao Tang of UMC for his valuable research discussions and his help on both measurement and technical suggestions of this work.

### REFERENCES

- [1] T.-L. Polgreen and A. Chatterjee, "Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 379-388, Feb. 1992.
- [2] M.-D. Ker and H.-C. Hsu, "The impact of inner pickup on ESD robustness of multi-finger NMOS in nanoscale CMOS technology," in *Proc. IEEE Int. Reliab. Phys. Symp.*, 2006, pp. 631-632.
- [3] Electrostatic Discharge Sensitivity Testing—Human Body Model (HBM)—Component Level ESD Association, Standard Test Method ESD STM5.1, 2001.
- [4] M.-D. Ker, W.-Y. Chen, W.-T. Shieh, and I-J. Wei, "New ballasting layout schemes to improve ESD robustness of I/O buffers in fully silicided CMOS process," *IEEE Trans. Electron Devices*, vol. 56, no. 12, pp.3149-3159, Dec. 2009.
- [5] A. Amerasekera, W. Abeelen, L. Roozendaal, M. Hannemann, and P. Schofield, "ESD failure modes: characteristics, mechanisms, and process influences," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 430-436, Feb. 1992.
- [6] T.-Y. Chen and M.-D. Ker, "Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices," *IEEE Trans. Device and Mater. Reliab.*, vol. 1, no. 4, pp. 190-203, Dec. 2001.
- [7] T. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in *Proc. EOS/ESD Symp.*, 1985, pp. 49-54.
- [8] M.-D. Ker, "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI," *IEEE Trans. Electron Devices*, vol. 46, no.1, pp. 173-183, Jan. 1999.
- [9] T.-Y. Chen and M.-D. Ker, "Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process," *IEEE Trans. Semiconductor Manufacturing*, vol. 16, no. 3, pp. 486-500, Aug. 2003.