

ESD Protection Design with Latchup-Free Immunity in 120V SOI Process

Yi-Jie Huang[#], Ming-Dou Ker[#], Yeh-Jen Huang^{*}, Chun-Chien Tsai^{*}, Yeh-Ning Jou^{*}, and Geeng-Lih Lin^{*}

[#]*Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan*

^{*}*Vanguard International Semiconductor Corporation, Hsinchu, Taiwan*

Abstract— Electrostatic discharge (ESD) protection with low-voltage (LV) field-oxide devices in stacked configuration are proposed for high-voltage (HV) applications in a 0.5- μm 120V SOI process. Stacked LV field-oxide devices with different stacking numbers have been verified in silicon chip to exhibit both of high ESD robustness and latchup-free immunity for HV applications.

I. INTRODUCTION

In high-voltage (HV) applications, the power management ICs and automotive ICs play a major role, which were often realized with the Laterally-Diffused-MOS (LDMOS) devices [1]. The HV ICs implemented in the SOI process have got more advantages to manage HV blocks, to reduce parasitic bipolar effect, and to increase circuit speed. To get sufficient ESD robustness for the HV ICs, the HV devices at the I/O pins were often drawn with a large device dimension to meet the ESD specifications. In the literatures [2]-[9], ESD protection in SOI process was reported with MOS and SCR combining together into the same device structure, which allowed SCR being triggered on to reach a high ESD robustness. However, the holding voltage of SCR was much lower than the circuit operation voltage level, that would cause serious latchup-like failure issue in the HV applications. The typical I-V characteristics of ESD protection devices are shown in Fig. 1. The snapback behavior of the SCR embedded with HV LDMOS together is still not to fulfill ESD design window for HV applications. Comparing to HV devices, the LV devices were relatively good at ESD robustness, and the stacked configuration is a way to achieve a high holding voltage [10].

In this work, the stacked low-voltage p-type field-oxide devices (LVPFOD) with different stacking numbers for 120-V applications were investigated in a 0.5- μm SOI process. Different HV ESD protection devices were also accomplished as reference. Experimental results measured by DC I-V curve tracer, transmission-line-pulsing (TLP) system, and ESD tester have confirmed that the proposed solution can achieve both of high ESD robustness and latchup-free immunity for 120-V applications.

II. TYPICAL HV DEVICE IN SOI PROCESS

The simplified device cross-sectional view and the corresponding layout top view of the 120-V LDNMOS are shown in Fig. 2(a) and 2(b), respectively. The device dimension of LDNMOS was drawn as $2W/L = 200\mu\text{m}/0.9\mu\text{m}$ in the testchip. The TLP-measured I-V characteristics of the 120-V LDNMOS is shown in Fig. 3. The drain breakdown voltage of the 120-V LDNMOS is 141V, and the trigger voltage (V_{t1}) is 155V. But, such a 120-V device got a very low ESD robustness ($<200\text{V}$, HBM), which was almost burned out immediately when entering into its snapback region. Such a

120-V LDNMOS cannot provide self protection, but also unable to protect the internal circuits or devices in the HV ICs.

III. PROPOSED SOLUTION WITH STACKED LVPFOD

The device cross-sectional view and the layout top view of the stacked LVPFOD structure in the 0.5- μm 120V SOI process are shown in Fig. 4(a) and 4(b), respectively. The dimension of each LVPFOD in the stacked configuration was drawn with $W=800\mu\text{m}$ and $S=0.9\mu\text{m}$, which was fully isolated to each other by the DTI and buried oxide. Every LVPFOD was only connected through the metal layers to make the stacked configuration with different stacking numbers. The TLP-measured I-V characteristics of the stacked LVPFOD with different stacking numbers are shown in Fig. 5. The detailed characteristics of stacked LVPFOD with different stacking numbers are listed in Table I. The trigger voltage (V_{t1}) of stacked LVPFOD can be smaller than the breakdown voltage of HV LDMOS to get an effective ESD protection. The holding voltage (V_h) of stacked LVPFOD can be greater than the maximum operation voltage (V_{cc}) to avoid latchup issue. The stacked LVPFOD also exhibited excellent ESD robustness of up to 4.5kV in HBM ESD test. Table II depicts the comparison among HV ESD protection in SOI process with the previous arts. The silicon data reported in this work showed the first solution in SOI process that can provide over 4-kV HBM ESD level in a 120-V SOI process with reasonable layout area.

IV. CONCLUSION

An effective ESD protection solution realized with stacked LVPFOD has been successfully verified in a 0.5- μm SOI process for 120-V applications. The 12-LVPFOD stacked structure can get a holding voltage of 130.9V and pass HBM ESD test of 4.5kV. By adjusting the stacking numbers, the proposed ESD protection solution can be further used for higher voltage applications and also get latchup-free immunity.

ACKNOWLEDGMENT

The authors would like to thank *Vanguard International Semiconductor Corp.* for the support of chip fabrication in SOI process.

REFERENCES

- [1] W.Y. Chen *et al.*, *IEEE IPFA*, pp.41-44, 2009.
- [2] P. Zhang *et al.*, *IEEE ICSICT*, pp.1722-1724, 2010.
- [3] P. Zhang *et al.*, *IEEE EDSSC*, pp.1-4, 2010.
- [4] Y. Wang *et al.*, *IEEE EDSSC*, pp.1-2, 2013.
- [5] H. Arbess *et al.*, *EOS/ESD*, pp.1-8, 2011.
- [6] H. Arbess *et al.*, *IEEE TDMR*, vol.14, no.1, pp.432-440, March 2014.
- [7] J. Wu *et al.*, *IEEE EDSSC*, pp.1-3, 2012.
- [8] S. Liu *et al.*, *IEEE ICSICT*, pp.1-3, 2012.
- [9] Y. Wang *et al.*, *IEEE IPFA*, pp.304-307, 2014.
- [10] C.T. Dai and M.D. Ker, *IEEE IRPS*, pp.EL.5.1-EL.5.2, 2014.




Fig. 1. I-V characteristics of ESD protection device to meet ESD protection window.




Fig. 2. (a) Device cross-sectional view, and (b) layout top view of 120-V LDNMOS in a 0.5- μm SOI process.




Fig. 3. TLP I-V characteristics of 120-V LDNMOS in a 0.5- μ m SOI process.




Fig. 4. (a) Device cross-sectional view, and (b) layout top view of the proposed ESD protection solution realized with the stacked LVPFOD in a 0.5- μm SOI process.




Fig. 5. TLP-measured I-V characteristics of the stacked LVPFOD with different stacking numbers of 10, 11, and 12, verified in a 0.5- μm SOI process.

TABLE I
Summary of stacked LVPFOD with different stacking numbers.

Stacked LVFPD	10 units	11 units	12 units
V_{t1}	122.5V	133.7V	146.7V
V_h	108.4V	119.4V	130.9V
I_{t2}	2.31A	2.34A	2.36A
BV ($I@1\mu A$)	111.5V	122.5V	133.5V
HBM ESD Level	4.5kV	4.5kV	4.5kV

TABLE II
Comparison of HV ESD protection solutions among the prior arts in SOI
process.

ESD Solutions	Technology (SOI)	Device used for ESD protection	Supply Voltage (Vcc)	TLP (100ns)			HBM ESD Level	Device Width (μm)	Latchup Issue (?)
				V _{t1} (V)	V _h (V)	I ₂ (A)			
[2]	40V SOI LDMOS process	LDMOS-SCR	40V	53	4	1.25	N.A.	N.A.	Yes
[3]	60V SOI BCD process	LDMOS-SCR	60V	70	3.5	1.25	N.A.	N.A.	Yes
[4]	0.18μm 60V SOI BCD process	LDMOS-SCR	60V	65	10	2.5	N.A.	40	Yes
[5], [6]	0.8μm SOI BCD process	LDMOS-SCR	25V	37	3	5.5	N.A.	300	Yes
[7]	SOI process	LDMOS-SCR	42V	65	5	>10	N.A.	N.A.	Yes
[8]	0.5μm SOI process	LDMOS-SCR	15V	42	17	5.1	N.A.	120	No
[9]	0.18μm 40V SOI BCD process	LDMOS	40V	47	10	2.14	N.A.	N.A.	Yes
This work	0.5μm 120V SOI process	12-LVFPD stacked	120V	146.7	130.9	2.36	4.5kV (*)	800	No

(*1) ESD failure criteria : BV (I @1 μ A) shift >20%.

(*2) The holding voltage (V_h) should be larger than the supply voltage (V_{CC}) to avoid latchup issue.

#Acknowledgment: This work was supported in part by Ministry of Science and Technology (MOST), Taiwan, under Contracts of MOST 103-2221-E-009-197-MY2 and MOST 104-2622-E-009-003.