

Novel Diode Structures and ESD Protection Circuits in a 1.8-V 0.15- μm Partially-Depleted SOI Salicided CMOS Process

Ming-Dou Ker, Kei-Kang Hung,
Howard T.-H. Tang*, S.-C. Huang*, S.-S. Chen*, and M.-C. Wang*

Integrated Circuits & Systems Laboratory
Institute of Electronics
National Chiao-Tung University, Hsinchu, Taiwan
e-mail: mdker@ieee.org ; Fax: 886-3-5715412

* Technology & Process Development Division
United Microelectronics Corporation (UMC)
Science-Based Industrial Park, Hsinchu, Taiwan
e-mail: howard_tang@umc.com.tw

1. Introduction

Due to the low thermal conductivity of the buried oxide underneath the thin-film silicon layer and the shallow-trench-isolation (STI) structure on the insulating layer, electrostatic discharge (ESD) robustness of CMOS devices in Silicon-on-Insulator (SOI) CMOS technology had become a main reliability challenge [1]-[3]. As the SOI technology continues to be scaled down, the thickness of top layer silicon film will be decreased. The junction area for ESD protection devices to discharge ESD current becomes smaller. Therefore, the ability to dissipate the heat generated by ESD events in SOI CMOS IC's is seriously degraded.

Diode is one of the powerful devices for on-chip ESD protection due to its low trigger (cut-in) voltage, low turn-on resistance, and high ESD robustness. The typical ESD protection circuit with double diodes for I/O pad is shown in Fig. 1. To perform a diode structure of high ESD robustness in SOI CMOS process, the *Lubistor* diode was therefore invented for ESD protection in silicon-on-insulator (SOI) CMOS technology [4]. In order to sustain a high ESD stress and to provide an efficient protection for core circuits, the diode string of stacked configuration under forward-biased condition had been designed in the ESD clamp circuits [5]-[7]. Diode string used as ESD clamp device must be checked its leakage issue under forward-biased condition in bulk CMOS process [7], when IC is under normal circuit operation condition. Due to no parasitic vertical BJT structure in the p+/n-well diode realized in the SOI CMOS process, the stacked diodes in SOI technology can be designed with a lower enough leakage current for effective on-chip ESD protection.




Fig. 1 The typical I/O ESD protection circuit constructed by double diodes in CMOS IC.

In this paper, two novel diode structures with effective larger p/n junction area for better heat dissipation in partially-depleted SOI CMOS technology are proposed. The I-V characteristics and ESD robustness of these new diodes are investigated and compared to that of *Lubistor* diode.

2. Diode Structures in SOI

Three kinds of diode structures are shown in Figs. 2(a) ~ 2(c), which are fully process-compatible to the general SOI CMOS technology. In Fig. 2(a), the device structure is called as *Lubistor* diode [4], which has a gate structure with both the n+ and the p+ implantations between the anode and cathode of the diode structure. In Fig. 2(b), the new proposed device structure is called as gated diode, which has an n-well/p-well junction instead of the n+/p-well junction in *Lubistor* diode. The n-well/p-well junction is located at the middle region under the polysilicon gate, which can be realized by layout design without extra mask layer or process step. In this new proposed structure, it has larger p/n junction area for better heat dissipation than *Lubistor* diode. In Fig. 2(c), another new device structure is called as non-gated diode, which is realized by independent n+ and p+ mask layers definition by layout drawing. The STI region between the anode and cathode in the non-gated diode structure is blocked by the active-region-definition mask layer. In this structure, the silicide-blocking mask layer is used to remove the silicide across the p/n junction of non-gated diode. Only by drawing different layout patterns on the related mask layers, these three diode structures can be realized and fabricated by the general SOI CMOS process without adding any extra mask layer or process step.

Such three diodes are fabricated in a 1.8-V 0.15- μm partially-depleted SOI salicided CMOS process to verify their ESD performance. The process features of this partially-depleted SOI salicide CMOS process used to verify these different diode structures are listed in Table I. The top thin-film silicon layer has a thickness of 1500Å. The thickness of the insulating layer, named as the buried oxide (BOX), is 1000Å. The gate oxide of 1.8V CMOS devices has a thickness of only 26Å. The n-well/p-well doping concentration is around $5 \times 10^{17} \text{cm}^{-2}$, and the p+/n+ source/drain doping concentration is about $10^{21} \sim 10^{22} \text{cm}^{-2}$.




Fig. 2 The layout top view and device cross-sectional view for (a) *Lubistor* diode, (b) gated diode, and (c) non-gated diode, realized in a SOI CMOS process.

Table I

Process features of the 0.15- μm partially-depleted SOI salicide CMOS process.

Gate Oxide Thickness (thin, for 1.8V)	26 Å
NMOS / PMOS Threshold Voltage (V_{tn}/V_{tp})	0.45V/0.5V
Buried Oxide (BOX) Thickness	1000 Å
Silicon Thickness on BOX	1500 Å
n+, p+ Doping Concentration	$10^{21}\sim 10^{22} \text{ cm}^{-2}$
N-well, P-well Doping Concentration	$5\text{E}17 \text{ cm}^{-2}$

3. Experimental Results

3.1. DC Characteristics

The dc characteristics of these three kinds of diodes are shown in Figs. 3(a) ~ 3(d). In Fig. 3(a), the gated and non-gated diodes have higher breakdown voltage than *Lubistor* diode under reverse-biased condition. The *Lubistor* diode is drawn with a gate channel length of $L=0.5\mu\text{m}$. The gated diode is drawn with a gate channel length of $L=2\mu\text{m}$. The non-gated diode is drawn with an anode-to-cathode spacing of $sp=1\mu\text{m}$. In Fig. 3(b), the reverse-biased breakdown voltages (@ $I=1\mu\text{A}$) among these three diodes with the specified channel length (L) or spacing (sp) are compared. In Fig. 3(c), the dependence of the forward-biased current (@ forward $V_{bias}=2\text{V}$) among these diodes on the number of stacked diodes are compared. The forward-biased current can be reduced when the number of stacked diodes is increased. In Fig. 3(d), the dependence of forward-biased cut-in voltage (@ $I_{bias}=0.1\mu\text{A}$) among these diodes on the number of stacked diodes are investigated. The cut-in voltage of the stacked diodes can be linearly increased, when the number of the diodes in the stacked configuration is increased. This will be useful for using the diodes in stacked configuration in the power-rail ESD clamp circuits.

3.2. ESD Robustness

The HBM (human-body-model) ESD robustness of these three diodes with different device total junction perimeters under forward-biased condition is compared in Fig. 4. The ESD failure criterion is defined when the leakage current greater than $1\mu\text{A}$ under 2-V reverse bias across the diodes. The ESD robustness shown in Fig. 4 has the sequence of non-gated diode > gated diode > *Lubistor* diode. In Fig. 5(a), the dependence of ESD robustness of non-gated diode on its anode-to-cathode spacing under forward- and reverse-biased conditions is investigated, where the non-gated diode has a fixed junction perimeter of $300\mu\text{m}$. The second breakdown current (I_{t2}) of non-gated diodes with different anode-to-cathode spacings under forward-biased condition, measured by the transmission line pulse generator (TLPG) with pulse width of 100ns [8]-[9], is shown in Fig. 5(b). The HBM ESD level of the non-gated diode is degraded, when its anode-to-cathode spacing is increased. Moreover, the non-gated diode in

forward-biased condition can sustain a much higher ESD level than it operated in the reverse-biased condition.




Fig. 3 The DC characteristics of (a) I-V characteristics, (b) reverse-biased breakdown voltage, (c) the forward-biased current under voltage bias of 2V, and (d) the cut-in voltage defined at $I=0.1\mu\text{A}$, of these three diodes fabricated in a $0.15\text{-}\mu\text{m}$ partially-depleted SOI salicide CMOS technology.




Fig. 4 Dependence of HBM ESD level on the total junction perimeter of these three kinds of diodes under forward-biased ESD stress condition.




Fig. 5 (a) Dependence of HBM ESD level and It_2 on the anode-to-cathode spacing (sp) of the non-gated diode with a total junction perimeter of $300\mu\text{m}$. (b) The I-V characteristics of the non-gated diode measured by TLP to find the It_2 values.

The dependences of HBM ESD level and It_2 on the gate length of the gated diode with a total junction perimeter of $100\mu\text{m}$ under forward- and reverse-biased conditions are shown in Fig. 6(a). The I-V characteristics of the gated diode measured by TLP to find the It_2 are shown in Fig. 6(b). The HBM ESD level of the gated diode is also

slightly degraded, when its gate length is increased. Of course, the gated diode in forward-biased condition can sustain a much higher ESD level that it operated in the reverse-biased condition.




Fig. 6 (a) The dependence of HBM ESD level and second breakdown current (I_{t2}) on the gate length of the gated diode with a total perimeter of 100μm. (b) The TLPG-measured I-V characteristics of the gated diode under forward-biased condition to find the I_{t2} .




Fig. 7 The correlations between the HBM ESD level and I_{t2} value of the non-gated diode and *Lubistor* diode under different device junction parameters.

The correlations between the HBM ESD level and I_{t2} value (measured by TLPG with pulse width of 100ns) of the non-gated diode and *Lubistor* diode are compared in Fig. 7. The non-gated diode has a V_{ESD} -to- I_{t2} slope of 1.99 kohm, but the *Lubistor* diode has a V_{ESD} -to- I_{t2} slope of 1.48 kohm. The experimental results have confirmed that the new proposed gated and non-gated diode structures have better ESD robustness than that of the *Lubistor* diode in this 0.15-μm partially-depleted SOI salicided CMOS process.

3.3. Power-Rail ESD Clamp Circuits with Diode String

The power-rail ESD clamp circuits constructed with the proposed gated diodes in stacked configuration for 1.8-V SOI CMOS IC are shown in Figs. 8(a) and 8(b). In Fig. 8(a), all the gates of gated diodes are connected to VSS. But in Fig. 8(b), all the gates of gated diodes are triggered by the ESD detection circuit [10] formed with RC and inverter. During positive VDD-to-VSS ESD transition, the ESD detection circuit will generate a positive voltage to bias the gates of the gated diodes in Fig. 8(b). With a positive gate bias, the gated diodes are expected to have higher ESD robustness and faster turn-on speed to discharge ESD current. Therefore, it can be more effective to protect the devices of internal circuits.




Fig. 8 Application of the gated diodes in VDD-to-VSS ESD clamp circuits with (a) gate-grounded design; and (b) gate-triggered design, in 1.8-V SOI CMOS IC.




Fig. 9 Layout picture of the power-rail ESD clamp circuits constructed with four gated diodes in stacked configuration.




Fig. 10 The comparisons of (a) HBM, and (b) MM, ESD levels on the numbers of stacked diodes between the different power-rail ESD clamp circuits with gate-grounded or gate-triggered designs.

The layout picture of the power-rail ESD clamp circuits constructed with four gated diodes in stacked configuration realized in a 0.15- μ m partially-depleted silicon-on-insulator CMOS process is shown in Fig. 9. The number of gated diodes in the stacked configuration is changed to verify its ESD level. The HBM and MM (machine-model) ESD test

results of the power-rail ESD clamp circuits with different diode numbers are compared in Figs. 10(a) and 10(b), respectively. The ESD failure criterion is defined as that the leakage current greater than 1 μ A under 2-V VDD bias.

The ESD robustness of gate-grounded diode string is smaller than that of the gate-triggered design. In the gate-triggered design, the HBM and MM ESD levels of the power-rail ESD clamp circuits are decreased when the number of gated diodes in stacked configuration is increased. The more diodes in the stacked configuration have higher turn-on resistance, therefore to cause a lower ESD level. The HBM (MM) ESD level of the circuit in Fig. 8(b) with gate-triggered design, having 3 gated diodes in stacked configuration, is about 1.3kV (110V). When the number of gated diodes in stacked configuration changes to 4, the HBM (MM) ESD level degrades to 0.9kV (80V). The HBM (MM) ESD level of the circuit in Fig. 8 (a) with gate-grounded design, having 4 diodes in stacked configuration, is only 0.5kV (40V). The ratio of HBM-to-MM ESD level of the gated diode structure is about 11 ~ 12 in this 1.8-V 0.15- μ m partially-depleted SOI salicided CMOS process.




Fig. 11 The turn-on verifications on the power-rail ESD clamp circuits with (a) the gate-grounded diode string, and (b) the gate-triggered diode string, where both the diode strings have 4 stacked diodes. (X-axis:1 μ s/Div., and Y-axis: 0.5V/Div.)

To verify the turn-on efficiency of the power-rail ESD clamp circuits with the gated diodes during the ESD stress condition, a 0-to-2V voltage pulse is applied to VDD with VSS relatively grounded. The measured waveform on VDD node is shown in Fig. 11(a) for the power-rail ESD clamp circuit with gate-grounded design, and shown in Fig. 11(b) for the power-rail ESD clamp circuit with gate-triggered design, where both the diode strings have 4 gated diodes in stacked configuration. In Fig. 11(a), the 0-to-2V voltage waveform is not degraded, but that in Fig. 11(b) is degraded. This is due to the turn-on of stacked diode string by the ESD detection circuit (RC + inverter) to earlier clamp the applied pulse voltage. The degraded voltage waveform shown in Fig. 11(b), as well as the higher ESD level shown in Figs. 10(a) and 10(b), have further verified the effectiveness of these new proposed diode structures for ESD-protection applications in SOI CMOS IC's.

However, the number of diodes in stacked configuration must be design more enough to avoid the leakage current from VDD to VSS, especially when the IC is under normal operation condition at a high-temperature environment [7].

4. Conclusion

I-V characteristics, ESD robustness, and I_{t2} of the gated and non-gated diode structures for ESD protection in a 0.15- μm partially-depleted silicon-on-insulator CMOS technology have been investigated and compared to that of *Lubistor* diode. Only by drawing different layout patterns on the related mask layers, the proposed diode structures can be realized and fabricated by the general SOI CMOS process without adding any extra mask layer or process step. The experimental results have confirmed that the proposed new diode structures have higher ESD robustness than the *Lubistor* diode. A novel gate-triggered design on the power-rail ESD clamp circuit with the gated diodes in stacked configuration has shown a higher ESD robustness and faster turn-on speed to effectively protect the devices of internal circuits. With a turn-on efficient power-rail ESD clamp circuit, SOI diodes in the I/O ESD protection circuits can be designed to operate in forward-biased condition during ESD stresses. Therefore, CMOS IC's can be

designed to still have high enough ESD robustness in the sub-quarter-micron SOI CMOS technology.

References

- [1] M. Chan, S. Yuen, Z.-J. Ma, K. Hui, P. K. Ko, C. Hu, "Comparison of ESD protection capability of SOI and bulk CMOS output buffers," in *Proc. of IEEE IRPS*, 1994, pp. 292-298.
- [2] P. Raha, C. Diaz, E. Rosenbaum, M. Cao, P. VandeVoorde, and W. Greene, "EOS/ESD reliability of partially depleted SOI technology," *IEEE Trans. on Electron Devices*, vol. 46, pp. 429-431, 1999.
- [3] J. Smith, "ESD protection in thin film silicon on insulator technologies," *Microelectronics Reliability*, pp. 1669-1680, 1998.
- [4] S. Voldman, *et al.*, "CMOS-on-SOI ESD protection networks," in *Proc. of EOS/ESD Symp.*, 1996, pp. 291-301.
- [5] S. Voldman, *et al.*, "Electrostatic discharge protection in silicon-on-insulator technology," in *Proc. of IEEE Int. SOI Conf.*, 1999, pp. 68-71.
- [6] T. Maloney and S. Dabral, "Novel clamp circuits for IC power supply protection," in *Proc. of EOS/ESD Symp.*, 1995, pp. 1-12.
- [7] M.-D. Ker and W.-Y. Lo, "Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35- μm silicide CMOS process," *IEEE J. of Solid-State Circuits*, vol. 35, pp. 601-611, 2000.
- [8] T. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in *Proc. of EOS/ESD Symp.*, 1985, pp. 49-54.
- [9] T.-Y. Chen, M.-D. Ker, and C.-Y. Wu, "The application of transmission-line-pulsing technique on electrostatic discharge protection devices," in *Proc. of Taiwan EMC Conference*, 1999, pp. 260-265.
- [10] M.-D. Ker, "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI," *IEEE Trans. on Electron Devices*, vol. 46, pp. 173-183, 1999.