

# (12) UK Patent Application (19) GB (11) 2 306 770 (13) A

(43) Date of A Publication 07.05.1997

(21) Application No 9521630.5

(22) Date of Filing 21.10.1995

(71) Applicant(s)  
**Winbond Electronics Corporation**

(Incorporated in Taiwan)

No 4 Creation Rd 3rd, Science Based Industrial Park,  
Hsinchu, Taiwan

(72) Inventor(s)  
**Ming-Dou Ker**  
**Chung-Yu Wu**  
**Chien-Chang Huang**  
**Chau-Neng Wu**  
**Ta-Lee Yu**

(74) Agent and/or Address for Service  
**Urquhart-Dykes & Lord**  
8th Floor, Tower House, Merrion Way, LEEDS,  
LS2 8PA, United Kingdom

(51) INT CL<sup>6</sup>  
**H01L 29/06 27/02**

(52) UK CL (Edition O )  
**H1K KCAF K1CA K11D K11D1 K4C11 K4H1A K4H3A**  
**K9B4A K9R2**

(56) Documents Cited  
**GB 2274203 A GB 2103877 A EP 0613187 A2**  
**EP 0313722 A1 WO 94/03928 A1**

(58) Field of Search  
UK CL (Edition O ) **H1K KCAF KGPE**  
INT CL<sup>6</sup> **H01L 27/02 29/06**

## (54) MOS transistor

(57) In an electronic device, and more particularly in an MOS transistor, a square-type layout style is used to improve the output driving/sinking capability of output buffers as well as the ESD protection capability of NMOS and PMOS devices in output buffers or input ESD protection circuits within smaller layout area. Both gate (42) and source diffusion (43) are in square loop form. Drain diffusion (41) area and drain-to-bulk parasitic capacitance at the output node are reduced by this square-type layout. Devices using the present layout style can be assembled to form larger, rectangular (or square) and similarly functioning devices. Thus, the present square-type layout style is very attractive to submicron CMOS VLSI/ULSI in high-density and high-speed applications.




Fig. 4

GB 2 306 770 A