# High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process

Ming-Dou Ker, Fellow, IEEE, and Chun-Yu Lin, Member, IEEE

Abstract—For system-on-chip applications with mixed-voltage I/O interfaces, I/O circuits with low-voltage devices must drive or receive high-voltage signals to communicate with other circuit blocks. With the consideration of low standby leakage in nanoscale CMOS processes, a new 2 imes  $V_{
m DD}$ -tolerant electrostatic discharge (ESD) clamp circuit by using only  $1 imes V_{
m DD}$  devices was presented in this paper. The new ESD clamp circuit had a high-voltagetolerant ESD detection circuit to improve the turn-on efficiency of an ESD clamp device, which consisted of a silicon-controlled rectifier (SCR) with a diode in series. This design had successfully been verified in a 65-nm CMOS process. The leakage current of this ESD clamp circuit under normal circuit operating condition was only on the order of 100 nA. The test patterns with 25- and 50-µm SCR-based ESD clamp devices can achieve 2.6- and 4.8-kV human-body-model ESD robustness, respectively. Such highvoltage-tolerant ESD clamp circuits, by using only low-voltage devices with very low standby leakage current and high ESD robustness, were very suitable for mixed-voltage I/O interfaces in nanoscale CMOS processes.

*Index Terms*—Electrostatic discharge (ESD), low-voltage CMOS, mixed-voltage I/O, power-rail ESD clamp circuit, silicon-controlled rectifier (SCR).

#### I. INTRODUCTION

I N ADVANCED CMOS technologies, the thickness of gate oxide has been scaled down to improve circuit performances with the decreased power supply voltage for low-power applications. However, for system-on-chip (SoC) applications, I/O buffers with low-voltage devices will drive or receive highvoltage signals to communicate with other integrated circuits in the microelectronic systems or subsystems. Therefore, the I/O buffers must be designed with consideration of highvoltage tolerance to prevent overstress voltage on the thinner gate oxide of the devices in I/O buffers. To avoid this gateoxide reliability issue without using additional thick gate-oxide devices, the stacked NMOS configuration has widely been used

Manuscript received September 29, 2009; revised April 13, 2010; accepted April 13, 2010. Date of publication May 20, 2010; date of current version June 23, 2010. This work was supported in part by the National Science Council, Taiwan, under Contract NSC 98-2221-E-009-113-MY2, by the Ministry of Economic Affairs, Taiwan, under Grant 98-EC-17-A-01-S1-104, by the "Aim for the Top University Plan" of National Chiao-Tung University and Ministry of Education, Taiwan, and by Faraday Technology Corporation, Taiwan. The review of this paper was arranged by Editor R. Huang.

M.-D. Ker is with the Department of Electronic Engineering, I-Shou University, Kaohsiung 84001, Taiwan, and also with the Institute of Electronics, National Chiao-Tung University, Hsinchu 30010, Taiwan (e-mail: mdker@ieee.org).

C.-Y. Lin is with the Institute of Electronics, National Chiao-Tung University, Hsinchu 30010, Taiwan (e-mail: cy.lin@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2010.2049072

in the mixed-voltage I/O buffers [1]–[3]. Without the thick gate-oxide devices in low-voltage processes, the process steps can be reduced, the fabrication yield can be increased, and the chip cost can be lowered. However, the stacked NMOS configuration usually has lower electrostatic discharge (ESD) robustness and slow turn-on speed of the parasitic lateral n-p-n bipolar junction transistor (BJT), compared to the single NMOS [4]–[6]. Therefore, additional ESD protection design must be provided to protect the stacked NMOS in the mixed-voltage I/O buffer.

The ESD protection scheme with ESD bus and high-voltagetolerant ESD clamp circuit for a SoC with mixed-voltage I/O interfaces has been presented [7], [8]. The high-voltage-tolerant ESD clamp circuits realized with only  $1 \times V_{DD}$  devices have been reported [9]–[12]. However, in nanoscale CMOS technologies, the leakage current must be considered during the circuit design [13]–[15]. Therefore, the high-voltage-tolerant power-rail ESD clamp circuit must be designed with consideration of low standby leakage current in nanoscale CMOS processes.

## II. ESD PROTECTION SCHEME WITH ON-CHIP ESD Bus for High-Voltage-Tolerant Mixed-Voltage I/O Buffer

To receive the input signals with  $n \times V_{\text{DD}}$  voltage level, the traditional ESD protection design with direct diode connection from the I/O pad to the  $1 \times V_{\text{DD}}$  line is forbidden. To improve the ESD robustness of the mixed-voltage I/O interfaces, the ESD protection circuit with on-chip ESD bus is used. The ESD protection scheme with ESD bus and high-voltage-tolerant ESD clamp circuit for a SoC with mixed-voltage I/O interfaces has been presented [7], [8]. With consideration of gate-oxide reliability, the ESD protection scheme with on-chip ESD bus for high-voltage-tolerant mixed-voltage I/O buffer is shown in Fig. 1. The ESD protection scheme is realized with ESD diodes  $(D_P, D_N, \text{ and } D_1)$ , ESD bus,  $1 \times V_{\text{DD}}$  ESD clamp circuit, and high-voltage-tolerant ESD clamp circuit.

While positive ESD charges stress to the I/O pad with grounded ESD bus, the ESD currents can be discharged through diode  $D_P$  in forward-biased condition. As positive ESD charges stress to the I/O pad with grounded  $V_{\rm SS}$ , the ESD currents can be discharged through diode  $D_P$  to the ESD bus and then through the high-voltage-tolerant ESD clamp circuit to  $V_{\rm SS}$ . Once positive ESD charges stress to the I/O pad with grounded  $V_{\rm DD}$ , the ESD currents can be discharged through  $D_P$ , ESD bus, high-voltage-tolerant ESD clamp circuit,  $V_{\rm SS}$ line, and  $1 \times V_{\rm DD}$  ESD clamp circuit.



Fig. 1. ESD protection scheme with on-chip ESD bus for high-voltage-tolerant mixed-voltage I/O buffer.

While negative ESD charges stress to the I/O pad with grounded  $V_{\rm SS}$ , the ESD currents can be discharged through the diode  $D_N$  in forward-biased condition. As negative ESD charges stress to the I/O pad with grounded ESD bus, the ESD currents can be discharged through  $D_N$  to the floating  $V_{\rm SS}$  line and then through the high-voltage-tolerant ESD clamp circuit to the ESD bus. Once negative ESD charges stress to the I/O pad with grounded  $V_{\rm DD}$ , the ESD currents can be discharged through  $D_N$  to the floating  $V_{\rm SS}$  line and then through the high-voltage-tolerant ESD clamp circuit to the ESD bus. Once negative ESD charges stress to the I/O pad with grounded  $V_{\rm DD}$ , the ESD currents can be discharged through  $D_N$  to the floating  $V_{\rm SS}$  line and then through the 1 ×  $V_{\rm DD}$  ESD clamp circuit to  $V_{\rm DD}$ . Each mode of ESD stresses has the corresponding well-designed ESD discharging path in this ESD protection scheme.

# III. NEW DESIGN OF HIGH-VOLTAGE-TOLERANT ESD CLAMP CIRCUIT

In nanoscale CMOS technologies, a new design of highvoltage-tolerant ESD clamp circuit is proposed to reduce standby leakage current. The details of the proposed design will be discussed in this section.

## A. Circuit Topology

The new ESD clamp circuit has an  $n \times V_{DD}$ -tolerant ESD detection circuit to improve the turn-on efficiency of the  $n \times$  $V_{\rm DD}$ -tolerant ESD clamp device, as shown in Fig. 2. The  $n \times V_{DD}$ -tolerant ESD detection circuit is composed of n lowleakage ESD detection circuits to divide  $n \times V_{DD}$  voltage into  $1 \times V_{\rm DD}$  voltage by their self. Even if there is process variation, each low-leakage ESD detection circuit is expected to have almost the same variation due to the symmetry between these low-leakage ESD diction circuits. Thus, each low-leakage ESD diction circuit still sustains  $\sim 1 \times V_{\rm DD}$  voltage. In other words, this design prevents from gate-oxide overstress issue as all lowvoltage devices sustain only  $1 \times V_{DD}$  voltage. In addition, the initial-on p-channel MOS (PMOS) devices (Mt1, ..., Mtn) [16] exist in each low-leakage ESD detection circuits to effectively trigger the ESD clamp device under ESD stress conditions. The main ESD current discharging path is an  $n \times V_{DD}$ -tolerant ESD clamp device, which consists of the silicon-controlled rectifier (SCR) with diodes in series. The SCR device, which is composed of cross-coupled p-n-p and n-p-n BJTs with regenerative feedback loop, can sustain high ESD level within a small silicon area in the CMOS process. To improve the turn-on speed of



Fig. 2. New ESD clamp circuit with  $n \times V_{\rm DD}$ -tolerant ESD detection circuit to trigger  $n \times V_{\rm DD}$ -tolerant ESD clamp device.



Fig. 3. Implementation of  $1 \times V_{DD}$ -tolerant ESD detection circuit.

SCR device under ESD stress conditions, the trigger currents can be absorbed from the base terminal of p-n-p BJT and be injected to the base terminal of n-p-n BJT in SCR device. In addition, the ESD clamp device of SCR with diodes in series has been verified to have low leakage current, high ESD robustness, and good latchup immunity [18]. Moreover, the SCR device without polygate layer has good immunity against the gate-oxide overstress problem.

## B. $1 \times V_{DD}$ -Tolerant ESD Detection Circuit

Fig. 3 shows a  $1 \times V_{DD}$ -tolerant ESD detection circuit of the  $n \times V_{DD}$ -tolerant ESD detection circuit. The  $1 \times V_{DD}$ -tolerant ESD detection circuit consists of the RC timer, inverters, feedback PMOS Mp4, and trigger PMOS Mt1. The RC timer is typically used to enable the clamp during fast-edge ESD event and to isolate it from the power supply during normal power-on condition. Under normal circuit operating condition, the voltage of node 5 is biased at logic high, and no trigger current is generated in the trigger PMOS Mt1. In the mean time, the feedback PMOS Mp4 can lower the voltage drop across the RC timer, because the voltage of node 1 can be decreased as the voltage of node 5 is biased at logic high. Therefore, the voltage drop and gate-leakage current of the MOS capacitor under the normal circuit operating condition can be reduced. Fig. 4 shows



Fig. 4. HSPICE-simulated results of  $1 \times V_{DD}$ -tolerant ESD detection circuit under normal power-on condition.

the HSPICE-simulated results of the  $1 \times V_{\rm DD}$ -tolerant ESD detection circuit under normal circuit operating conditions. The node-2 voltage is only ~0.2 V. In other words, the voltage across the MOS capacitor is only ~ 0.2 ×  $V_{\rm DD}$ , which is much lower than that in the traditional *RC*-based ESD detection circuits. Therefore, the gate-leakage current through the MOS capacitor can be significantly reduced, and the total leakage current can be reduced to ~ 0.15  $\mu$ A at room temperature.

When a positive fast-transient ESD voltage is applied to the  $V_{\rm DD}$  line with  $V_{\rm SS}$  grounded, the trigger currents will pass through the initial-on PMOS Mt1 to trigger the ESD clamp device. In the mean time, the voltage of node 5 is still floating, so the voltage of node 1 can be charged through the PMOS Mp4 to logic high to turn on the NMOS Mn3. The *RC* delay keeps the voltage of node 2 at logic low, the voltage of node 3 at logic high, and the voltage of node 4 at logic low. Therefore, the voltage of node 5 can be kept at logic low through the turned-on NMOS Mn3, and the trigger PMOS Mt1 can continuously generate the trigger currents. Finally, the ESD clamp device can be fully turned on into the holding state to discharge ESD currents from  $V_{\rm DD}$  to  $V_{\rm SS}$ .

## C. High-Voltage-Tolerant ESD Clamp Circuit

Fig. 5 shows the test circuit of the  $2 \times V_{DD}$ -tolerant ESD clamp circuit. The main ESD current discharging path consists of the double-triggered SCR (DTSCR) with a diode in series (DTSCR + diode). The DTSCR + diode structure has highenough holding voltage to prevent from the latchup issue. In addition, the SCR device and the forward-biased diode can sustain a high ESD level within a small silicon area in CMOS process. Under HSPICE simulations, the SCR compact model can be introduced for the DTSCR device [19], [20]. Since the simulations dealt with the conditions before the SCR turned on, the SCR can be regarded as an open circuit between its anode and cathode. Only the parasitic well resistances between the negative (positive) trigger port of DTSCR and  $V_{DD}$  ( $V_{SS}$ ), which are labeled as Rn (Rp) in Fig. 5, need to be considered. To simplify the simulation in this study, the ESD clamp device in Fig. 5 is represented by resistances Rn and Rp. These resistances are estimated from the design kit of the given process to be 100  $\Omega$ . Fig. 6(a) shows the HSPICE-simulated results of the  $2 \times V_{DD}$ -tolerant ESD clamp circuit under normal circuit



Fig. 5. Implementation of  $2 \times V_{DD}$ -tolerant ESD clamp circuit with  $2 \times V_{DD}$ -tolerant ESD detection circuit and SCR-based ESD clamp device.



Fig. 6. HSPICE-simulated results of  $2 \times V_{DD}$ -tolerant ESD clamp circuit under normal power-on condition (a) at 25 °C and (b) within 25 °C and 100 °C.

operating conditions. With 2-V  $2 \times V_{DD}$  and grounded  $V_{SS}$ , node B  $(1 \times V_{DD})$  of the circuit in Fig. 5 is 1 V. In other words, all low-voltage devices sustain only 1 V. Therefore, all low-voltage devices prevent from the gate-oxide overstress issue.



Fig. 7. HSPICE-simulated transient responses of  $2 \times V_{\rm DD}$ -tolerant ESD clamp circuit.

The total leakage current is only ~ 0.15  $\mu$ A at 25 °C. As the temperature varies from 25 °C to 100 °C, Fig. 6(b) summarizes the simulated results under normal circuit operating conditions. The node B (1 ×  $V_{\rm DD}$ ) voltage is exactly at 1 V, even if the temperature varies from 25 °C to 100 °C.

Fig. 7 shows the simulated transient responses of the  $2 \times V_{\rm DD}$ -tolerant ESD clamp circuit. With the voltage disturbance on  $2 \times V_{\rm DD}$  line, the ESD detection circuit is accidentally turned on under normal circuit operating condition. However, the MOS capacitors can be restored to logic high to turn off the trigger currents.

When a positive fast-transient ESD voltage is applied to  $2 \times V_{\rm DD}$  line with  $V_{\rm SS}$  grounded, the trigger currents will pass through the initial-on PMOS (Mt1 and Mt2) to trigger the DTSCR device. The *RC* delay keeps the trigger PMOS (Mt1 and Mt2) turned on to continuously generate the trigger currents. Finally, the DTSCR device can be fully turned on into holding state to discharge ESD currents from the  $2 \times V_{\rm DD}$  line to  $V_{\rm SS}$ . Fig. 8(a) shows the simulation results of the ESD detection circuit under 5-V ESD-like pulse stress to simulate the fast transient voltage of human-body-model (HBM) ESD events, and Fig. 8(b) summarizes that under different voltage pulse stresses. The trigger currents can be successfully generated.

The  $2 \times V_{DD}$ -tolerant ESD clamp devices with and without the ESD detection circuit have been fabricated in a 1-V 65-nm CMOS process. The size of ESD clamp devices is designed to pass the general requirement of 2-kV (4-kV) HBM ESD level, so the sizes of the DTSCR and diode are all selected to be 25  $\mu$ m (50  $\mu$ m). In addition, Mt1 and Mt2 of the ESD detection circuit are also selected to be 25  $\mu$ m (50  $\mu$ m). The layout area of the test circuits is summarized in Table I.

### D. Experimental Results

The I-V characteristics of the circuits are measured by using a transmission line pulsing (TLP) system with 10-ns rise time and 100-ns pulsewidth. Fig. 9 shows the TLP-measured I-V curves of the ESD clamp circuits. The trigger voltages  $V_{t1}$  of each stand-alone ESD clamp devices without the ESD detection circuit are 11.8 V. The trigger voltage of the ESD clamp circuit with 25- $\mu$ m trigger PMOS and 25- $\mu$ m (50- $\mu$ m) DTSCR is reduced to 6.7 V (7.3 V), while that with 50- $\mu$ m



Fig. 8. HSPICE-simulated results of  $2 \times V_{\rm DD}$ -tolerant ESD detection circuit under ESD-like pulse stress. (a) 5-V pulse. (b) Summary of different voltage pulses.

trigger PMOS and 25- $\mu$ m (50- $\mu$ m) DTSCR is reduced to 6 V (6.5 V). The secondary breakdown currents  $I_{t2}$  of ESD clamp circuits with 25- and 50- $\mu$ m DTSCR are kept at ~1.6 and ~2.9 A, respectively. These data are summarized in Table I.

The HBM ESD robustness of the fabricated ESD clamp circuits are evaluated by the ESD simulator. All ESD clamp devices with 25- $\mu$ m (50- $\mu$ m) size can achieve 2.6-kV (4.8-kV) HBM ESD robustness. These data are also summarized in Table I.

The dc I-V characteristics of ESD clamp circuits are shown in Fig. 10. Although the holding voltages  $V_{hold}$  of ESD clamp circuits under dc measurement are somewhat lower than those under TLP measurement due to the self-heating effects [17], all the dc holding voltages exceed  $2 \times V_{DD}$  (2 V) with 0.8-V margin, which is very safe from latchup event.

The standby leakage current of the standalone  $25-\mu m$  (50- $\mu m$ ) DTSCR in series with diode under 2-V bias at room temperature is only 4 nA (5 nA). Even if the 25- $\mu m$  trigger PMOS is applied to the 25- $\mu m$  (50- $\mu m$ ) DTSCR in series with diode, the standby leakage current under 2-V bias at room temperature is 148 nA (170 nA). As the 50- $\mu m$  trigger PMOS is applied to the 25- $\mu m$  (50- $\mu m$ ) DTSCR in series with diode, the standby leakage current under 2-V bias at room temperature is 148 nA (170 nA). As the 50- $\mu m$  trigger PMOS is applied to the 25- $\mu m$  (50- $\mu m$ ) DTSCR in series with diode, the standby leakage current under 2-V bias at room temperature is 264 nA (293 nA). Although the leakage current is increased with the insert of ESD detection circuit, the trigger voltage can be significantly reduced to effectively protect the core circuits. Therefore, the ESD clamp circuit of this work can provide the

ESD Detection Circuits	ESD Clamp Devices	Layout Area (µm²)	TLP V <sub>t1</sub> (V)	TLP I <sub>t2</sub> (A)	HBM ESD (kV)	DC V <sub>hold</sub> @ 25°C (V)	l <sub>Leak</sub> @ 25°C / 2V (nA)	l <sub>Leak</sub> @ 50°C / 2V (nA)	l <sub>Leak</sub> @ 100°C / 2V (nA)
None	25-µm DTSCR + Diode	~500	11.8	1.6	2.6	2.8	4	4	6
	50-µm DTSCR + Diode	~1000	11.8	2.9	4.8	2.8	5	6	8
With 25-µm Trigger PMOS	25-µm DTSCR + Diode	~3000	6.7	1.6	2.6	2.8	148	349	1304
	50-µm DTSCR + Diode	~3500	7.3	2.8	4.8	2.8	170	368	1480
With 50-µm Trigger PMOS	25-µm DTSCR + Diode	~3500	6.0	1.6	2.6	2.8	264	571	2807
	50-µm DTSCR + Diode	~4000	6.5	2.9	4.8	2.9	293	871	3115

TABLE I COMPARISON AMONG ESD CLAMP CIRCUITS





Fig. 9. TLP-measured I-V curves of  $2 \times V_{DD}$ -tolerant ESD clamp circuits with (a) 25- $\mu$ m and (b) 50- $\mu$ m ESD clamp devices.

excellent ESD robustness with low standby leakage current by using only low voltage devices.

### **IV. CONCLUSION**

The new  $2 \times V_{DD}$ -tolerant ESD clamp circuit by using only low-voltage devices with low standby leakage current and high ESD robustness for SoC applications with mixed-voltage I/O interfaces has been successfully designed and verified in a 65-nm CMOS process. The  $2 \times V_{DD}$ -tolerant ESD clamp circuit can operate without gate-oxide reliability issue, and the leakage current is only on the order of 100 nA under normal circuit operating condition. The HBM ESD robustness of the test patterns with 25- and 50- $\mu$ m ESD clamp devices can achieve 2.6 and 4.8 kV, respectively. In addition, the new ESD detection

Fig. 10. Measured dc holding voltages of ESD clamp circuits with (a) 25- $\mu$ m and (b) 50- $\mu$ m ESD clamp devices under room temperature.

circuit shows significant help on increasing the turn-on speed of the ESD clamp device. With trigger currents generated from the ESD detection circuit, the trigger voltage of the SCR-based ESD clamp device can be reduced, compared with the standalone SCR device. The TLP-measured trigger voltage of the ESD clamp device with the ESD detection circuit is ~6 V. In addition, the holding voltage of each ESD clamp circuits is ~2.8 V, which is much greater than  $2 \times V_{DD}$  voltage (2 V). Therefore, there is no latchup concern in this design. The new ESD clamp circuit by using only low-voltage devices with very low standby leakage current and high ESD robustness is the useful circuit solution for on-chip ESD protection design with mixed-voltage I/O interfaces in SoC applications.

#### REFERENCES

- D. Seo, H. Dabag, Y. Guo, M. Mishra, and G. McAllister, "Highvoltage-tolerant analog circuits design in deep-submicrometer CMOS technologies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 10, pp. 2159–2166, Oct. 2007.
- [2] M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Overview and design of mixedvoltage I/O buffers with low-voltage thin-oxide CMOS transistors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 9, pp. 1934–1945, Sep. 2006.
- [3] B. Serneels, T. Piessens, M. Steyaert, and W. Dehaene, "A high-voltage output driver in a 2.5-V 0.25- μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 576–583, Mar. 2005.
- [4] T. Suzuki, M. Kojima, J. Iwahori, T. Morita, N. Isomura, K. Hashimoto, and N. Yokota, "A study of ESD robustness of cascoded NMOS driver," in *Proc. EOS/ESD Symp.*, 2007, pp. 403–407.
- [5] T. Tang, S. Chen, S. Liu, M. Lee, C. Liu, M. Wang, and M. Jeng, "ESD protection for the tolerant I/O circuits using PESD implantation," *J. Electrostat.*, vol. 54, no. 3/4, pp. 293–300, Mar. 2002.
- [6] W. Anderson and B. Krakauer, "ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration," in *Proc. EOS/ESD Symp.*, 1998, pp. 54–62.
- [7] M.-D. Ker and W.-J. Chang, "ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers," *IEEE Trans. Electron Devices*, vol. 55, no. 6, pp. 1409–1416, Jun. 2008.
- [8] L. Avery, "ESD protection for overvoltage friendly input/output circuits," U.S. Patent 5 708 550, Jan. 13, 1998.
- [9] M.-D. Ker and C.-T. Wang, "Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2009, pp. 689–696.
- [10] M.-D. Ker and C.-T. Wang, "Design of high-voltage-tolerant ESD protection circuit in low-voltage CMOS processes," *IEEE Trans. Device Mater. Rel.*, vol. 9, no. 1, pp. 49–58, Mar. 2009.
- [11] S. Poon and T. Maloney, "New considerations for MOSFET power clamps," in *Proc. EOS/ESD Symp.*, 2002, pp. 1–5.
- [12] M.-D. Ker, W.-J. Chang, C.-T. Wang, and W.-Y. Chen, "ESD protection for mixed-voltage I/O in low-voltage thin-oxide CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2006, pp. 546–547.
- [13] C.-T. Wang and M.-D. Ker, "Design of power-rail ESD clamp circuit with ultra-low standby leakage current in nanoscale CMOS technology," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 956–964, Mar. 2009.
- [14] J. Smith, R. Cline, and G. Boselli, "A low leakage low cost PMOS-based power supply clamp with active feedback for ESD protection in 65-nm CMOS technologies," in *Proc. EOS/ESD Symp.*, 2005, pp. 298–306.
- [15] Y. Lin, C. Wu, C. Chang, R. Yang, W. Chen, J. Liaw, and C. Diaz, "Leakage scaling in deep submicron CMOS for SoC," *IEEE Trans. Electron Devices*, vol. 49, no. 6, pp. 1034–1041, Jun. 2002.
- [16] S.-H. Chen and M.-D. Ker, "Implementation of initial-on ESD protection concept with PMOS-triggered SCR devices in deep-submicron CMOS technology," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1158–1168, May 2007.
- [17] A. Tazzoli, F. Marino, M. Cordoni, A. Benvenuti, P. Colombo, E. Zanoni, and G. Meneghesso, "Holding voltage investigation of advanced SCR-based protection structures for CMOS technology," *Microelectron. Reliab.*, vol. 47, no. 9–11, pp. 1444–1449, Sep. 2007.

- [18] M.-D. Ker and W.-Y. Lo, "Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35- μm silicide CMOS process," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 601–611, Apr. 2000.
- [19] Y. Zhou, J. Hajjar, A. Righter, and K. Lisiak, "Modeling snapback of LVTSCR devices for ESD circuit simulation using advanced BJT and MOS models," in *Proc. EOS/ESD Symp.*, 2007, pp. 175–184.
- [20] J. Sarro and E. Rosenbaum, "A scalable SCR compact model for ESD circuit simulation," in *Proc. IEEE Int. Reliab. Phys. Symp.*, 2008, pp. 254–261.



**Ming-Dou Ker** (S'92–M'94–SM'97–F'08) received the Ph.D. degree from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, in 1993.

He was a Department Manager with the VLSI Design Division, Computer and Communication Research Laboratories, Industrial Technology Research Institute, Hsinchu. Since 2004, he has been a Full Professor with the Institute of Electronics Engineering, National Chiao-Tung University. Since 2008, he has been rotated to be Chair Professor and Vice

President of I-Shou University, Kaohsiung, Taiwan. He has also been a Distinguished Professor with the Department of Electronics Engineering, National Chiao-Tung University, and also served as the Executive Director of National Science and Technology Program on System-on-Chip (NSoC) in Taiwan. In the technical field of reliability and quality design for microelectronic circuits and systems, he has published more than 400 technical papers in international journals and conference proceedings. He is the inventor/co-inventor of 162 U.S. patents and 147 Taiwan patents. His current research interests include reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage I/O interface circuits, on-glass circuits for system-on-panel applications, and biomimetic circuits and systems for intelligent prosthesis.

Prof. Ker has served as a member of the Technical Program Committee and the Session Chair of numerous international conferences for many years. From 2006 to 2007, he served as the Associate Editor for the IEEE TRANSACTIONS ON VLSI SYSTEMS. He was selected as the Distinguished Lecturer in the IEEE Circuits and Systems Society (during 2006–2007) and in the IEEE Electron Devices Society (during 2008–2010). He was the President of Foundation in Taiwan ESD Association. In 2009, he was awarded as one of the top ten Distinguished Inventors in Taiwan and one of the top hundred Distinguished Inventors in China.



**Chun-Yu Lin** (S'06–M'09) was born in Taiwan in 1984. He received the B.S. degree and the Ph.D. degree from National Chiao-Tung University, Hsinchu, Taiwan, in 2006 and 2009, respectively.

He is currently a Postdoctoral Researcher with National Chiao-Tung University. His current research interests include mixed-signal circuit design, reliability of IC products, and electrostatic discharge protection circuits.