# Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process

Federico Agustin Altolaguirre and Ming-Dou Ker, Fellow, IEEE

*Abstract*—A new silicon controlled rectifier-based power-rail electrostatic discharge (ESD) clamp circuit was proposed with a novel trigger circuit that has very low leakage current in a small layout area for implementation. This circuit was successfully verified in a 40-nm CMOS process by using only low-voltage devices. The novel trigger circuit uses a diode-string based level-sensing ESD detection circuit, but not using MOS capacitor, which has very large leakage current. Moreover, the leakage current on the ESD detection circuit is further reduced, adding a diode in series with the trigger transistor. By combining these two techniques, the total silicon area of the power-rail ESD clamp circuit can be reduced three times, whereas the leakage current is three orders of magnitude smaller than that of the traditional design.

*Index Terms*—Electrostatic discharge (ESD), gate leakage, power-rail clamp circuit, silicon controlled rectifier (SCR).

#### I. INTRODUCTION

**E** LECTROSTATIC discharge (ESD) has become a major reliability concern in IC industry [1]. ESD consist of high voltages and large currents discharges as the result of charge balance between bodies. Such kind of discharges can damage the internal devices of the ICs. To protect the ICs from ESD damage, some on-chip ESD protections have to be added into silicon chip and placed around the I/O periphery. These ESD protections detect ESD stresses and discharge them through safe paths, thus avoiding ESD damage. The typical whole-chip ESD protection scheme with active power-rail ESD clamp circuit [2] is shown in Fig. 1, which has been widely used in the modern IC products, and also included in the foundries I/O cell libraries. With such ESD protection scheme, the active power-rail ESD clamp circuit plays an important role to effectively conduct ESD current away from the IC without causing ESD damage on the internal circuits.

With the continuous shrink in the CMOS technology, the gate oxide thickness has been scaled down to less than 2 nm.

Manuscript received March 9, 2013; revised July 21, 2013; accepted July 22, 2013. Date of publication August 6, 2013; date of current version September 18, 2013. This work was supported in part by the National Science Council of Taiwan under Contract NSC 101-2220-E-009-020 and the "Aim for the Top University Plan" of National Chiao Tung University. The review of this paper was arranged by Editor M. Darwish.

F. A. Altolaguirre is with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan.

M.-D. Ker is with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, and also with the Department of Electronics, I-Shou University, Kaohsiung 610054, Taiwan (e-mail: mdker@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2013.2274701

Fig. 1. Whole-chip ESD protection scheme realized with the active powerrail ESD clamp circuit.

TABLE I Gate Leakage Current on MOS Capacitors

Generation	MOS Type	$t_{ox}$	Gate leakage current at 1V (W/L = $1\mu m/1\mu m$ )
90-nm	NMOS	~2.3nm	∼11nA
	PMOS	~2.5nm	∼3nA
65-nm	NMOS	~2.0nm	~140nA
	PMOS	~2.2nm	~80nA
40-nm	NMOS	~1.9nm	~260nA
	PMOS	~2.1nm	~95nA

With such a thin oxide, the gate leakage current [3]–[5] impacts drastically in the CMOS circuits, and it has to be accounted during design phase [6], [7]. The gate leakage current has been modeled and included in the BSIM4 SPICE model [8]. Although the high-K materials and metal gate alleviate the gate leakage effect [9], [10], these materials have not been included in the 90-, 65-, and 40-nm CMOS processes. A comparison of the leakage current among these processes can be found in Table I.

The gate leakage issue impacts drastically in the traditional ESD detection circuit, whereas a large MOSFET is used as a capacitor for ESD transient detection. The gate leakage through this MOSFET becomes unacceptable, especially for low-power designs. Previous works have explored different solutions to the leakage issue [11]–[16]. In [11], the leaky MOSFET capacitor is replaced by a metal-over-metal (MOM) capacitor to reduce the leakage current, at the expense of area overhead. In [12], stacked diodes are used to reduce the voltage





Fig. 2. Traditional power-rail ESD clamp circuit, where an SCR is used as the main ESD clamp device.

drop across the capacitor to reduce the gate leakage current. Previous works [13], [14] are similar in concept to [12], with the difference that they use feedback to detect whether the circuit is under normal circuit operation or ESD stress and control the capacitor voltage drop accordingly. In [15] and [16], parasitic capacitances are used to create the RC transient detection circuit, thus avoiding explicit capacitors and therefore reducing both area and leakage. Other high-voltage tolerant power-rail ESD clamp circuits reported to solve the gate oxide reliability issue in the ESD protection circuit [17], [18]. However, those previous works did not consider the impact of the gate leakage current when those circuits were implemented in more advanced CMOS processes. With the exception of some previous works, area efficiency was not of main concern, and research focus was on reducing the gate leakage current at any price. But, in the 40-nm CMOS process, silicon area becomes more expensive, and therefore achieving small area is of main concern.

In this paper, a new power-rail ESD clamp circuit is proposed and successfully verified on a 40-nm CMOS process to overcome the leakage current issue while also maintaining very small silicon area. In addition, this paper uses a levelsensitive ESD detection circuit as opposed to the previous works [13]–[15], which used transient-sensitive ESD detection circuits. Level-sensitive ESD detection is fundamental for hot plug-in applications, where the  $V_{DD}$  may have very fast variations that can mis-trigger the ESD protection circuits. Moreover, the level-sensitive ESD detection circuit does not need capacitors, resulting in a very small implementation area.

## II. IMPACT OF GATE LEAKAGE ON THE TRADITIONAL POWER-RAIL ESD CLAMP CIRCUIT

The traditional power-rail ESD clamp circuit (shown in Fig. 2) employs an RC delay to detect the fast transient nature of ESD. In the older CMOS technologies, the main ESD clamp device was typically a MOSFET. However, in 40-nm CMOS, it is not practical to use such a device due to the large leakage current. Instead, a silicon controlled rectifier

TABLE II Device Sizes for the Traditional Power-Rail ESD Clamp Circuit

Device	R	$M_{CAP}$	$M_p$	$M_n$
Size	$50k\Omega$	$20 \mu m/20 \mu m$	$100 \mu m/100 nm$	$1 \mu m / 100 nm$

(SCR) is used, as described with the device of P+/N-WELL/P-WELL/N+ in Fig. 2. Moreover, the SCR can offer the highest ESD robustness within the smallest silicon area [19]. Older technologies avoid the use of SCR because the holding voltage of SCR was less than the power supply voltage, thus making the SCR device very sensitive to latch-up issue. The transistor  $M_{CAP}$  as a capacitor, together with the resistor R, forms the ESD detection circuit to detect the transient waveform during the ESD events. The transistors  $M_p$  and  $M_n$  control the SCR trigger procedure.

During a positive ESD stress zapping at  $V_{DD}$  (with  $V_{SS}$  grounded), the rising voltage is faster than the RC time constant formed by R and  $M_{CAP}$ . Therefore, the node  $V_{RC}$  is initially kept at ~0 V. The voltage difference between  $V_{DD}$  and  $V_{RC}$  turns  $M_p$  on to trigger the SCR on, and the ESD current is safely discharged by the SCR. Under normal circuit operation with  $V_{DD}$  at the stable operating voltage,  $V_{RC}$  should be ideally equal to  $V_{DD}$ . But, the high leakage current caused by  $M_{CAP}$  causes a voltage drop across R and therefore  $V_{RC}$  is lower than  $V_{DD}$ . With a lower  $V_{RC}$  voltage level, more circuit leakage current will conduct through  $M_p$  and  $M_n$  to cause a high leakage situation in the traditional power-rail ESD clamp circuit must be solved in the IC products for low-power applications.

Fig. 3 shows the simulation results for the traditional power-rail ESD clamp circuit of Fig. 2, with device sizes as shown in Table II. To simulate the SCR substrate resistance, a 50  $\Omega$  resistor is placed between the trigger point and  $V_{SS}$ . The simulated standby leakage current with 1 V bias and T = 25 °C is as large as 270  $\mu$ A.

# III. PROPOSED POWER-RAIL ESD CLAMP CIRCUIT

## A. Low-Leakage and Small-Area ESD Detection Circuit

As it has been shown previously, the ESD detection circuit (R and  $M_{CAP}$  in Fig. 2) is the largest source of leakage current and also the source of area overhead. Therefore, the design of a more efficient ESD detection circuit is of main concern. The proposed circuit in this paper detects ESD transients by their high voltage level instead of the fast rise time. This can be implemented with a diode string and a resistor, as shown in Fig. 4, which will be referenced as design A.

The operation of this circuit is as follows: under normal circuit operation, the operating voltage is lower than the diode string threshold voltage ( $V_{\text{th}}$ ) and therefore there is no current flowing through R, and so  $M_p$  is turned off; under a positive-to- $V_{\text{SS}}$  ESD stress, when the  $V_{\text{DD}}$  voltage overpasses  $V_{\text{th}}$  the diode string starts conducting some current that cause a voltage drop across R, thus turning  $M_p$  on to trigger the SCR.



Fig. 3. Simulation results on the traditional ESD clamp circuit in a 40-nm CMOS process under (a) normal  $V_{\text{DD}}$  power-on transition with a rise time of 0.1 ms and (b) ESD-like stress condition at  $V_{\text{DD}}$  with a rise time of 10 ns ( $V_{\text{SS}}$  grounded).

The diodes are implemented as P+/N-well diodes. The diode string threshold voltage for *m* diodes is given by [20]–[22]

$$V_{\rm th}(I) = m V_D(I) - n V_T \times \left[\frac{m(m-1)}{2}\right] \times \ln(\beta + 1)$$
(1)

$$V_D(I) = nV_T \times \ln\left(\frac{I}{AI_S}\right) \tag{2}$$

where I is the current flowing through the diode string,  $V_D$  is the diode forward turn-on voltage,  $V_T$  is the thermal voltage, *n* is an ideality factor,  $\beta$  is the gain of the parasitic vertical pnp transistor,  $I_S$  is the saturation current of the p-n junction, and A is the area of the p-n junction diode. Under high temperature,  $\beta$  increases and  $V_D$  decreases ( $V_D$  has a negative thermal coefficient). These two variations makes  $V_{\text{th}}$  in (1) to decrease with temperature. The number of diodes (m) in the diode string is then decided according to the operating voltage, selecting the lowest number of diodes so that  $V_{\text{th}}$  is higher than  $V_{\text{DD}} + 10\%$  at the highest operating temperature. Too few diodes would cause large leakage currents and mistriggerings under certain PVT variations; and too many diodes would cause some extra leakage in the diode string and also an excessively high  $V_{\text{th}}$ , which may lead to ESD failure. For  $V_{\rm DD} = 1$  V and T = 125 °C, the value of m is chosen with the aid of SPICE simulations, and it is chosen to be 3 in a 40-nm CMOS process. The diodes are fabricated with a



Fig. 4. Power-rail ESD clamp circuit using the diode-string based ESD detection circuit (design A).

minimum area of 1  $\mu$ m<sup>2</sup> to keep the leakage current of the diode string to a minimum. The resistor R value has to be large enough to cause a significant voltage drop with the low current of the diode string but also small enough to avoid area overhead. The value of 5 k $\Omega$  offers a good compromise. According to simulations, the value of  $V_{\text{th}}$  varies between 1.8 and 2.6 V for temperatures varying from 25 °C to 125 °C. Fig. 5 shows the simulation results for the design A with device sizes as specified in Table III. The simulated leakage current with 1 V bias and T = 25 °C is only ~300 nA. The reduction of the leakage current compared with the traditional design is clearly evident.

## B. Ultralow Leakage Power-Rail ESD Clamp Circuit

Even though the leakage current from the ESD detection circuit has been minimized, there is still a somehow large leakage current in the power-rail ESD clamp circuit. Observing the current paths in the simulations, it was noted that almost all the remaining leakage current is due to  $M_p$ . At low temperature, the main leakage mechanism is gate tunneling between the gate-drain overlap. At high temperature, the main leakage mechanism is junction leakage from bulk to drain. Both leakage mechanisms have a large dependency with the applied voltage. Therefore, adding a voltage drop between  $M_p$ drain and the SCR trigger point ( $V_{\text{TRIG}}$ ) would reduce the leakage current by effectively reducing both  $V_{GD}$  and  $V_{BD}$ . Notice that this extra voltage drop would also reduce the SCR trigger current.

The first option is to add a resistor to cause the desired voltage drop. But due to the small leakage current, this resistor should be very large (in the order of kilo-ohms), which would cause an unacceptable voltage drop under ESD stress. The best option is clearly to use a diode (as shown in Fig. 6). Because of the exponential I-V characteristic, the output diode ( $D_O$ ) voltage drop will be enough to reduce the leakage current without causing great impact on the SCR trigger current. The circuit shown in Fig. 6 will be referenced as design B.

Fig. 7 shows the simulation results for the design B with device sizes as specified in Table III. The simulated leakage





Fig. 5. Simulation results on the design A under (a) normal  $V_{\text{DD}}$  power-on transition with a rise time of 0.1 ms and (b) ESD-like stress condition at  $V_{\text{DD}}$  with a rise time of 10 ns ( $V_{\text{SS}}$  grounded).

TABLE III Device Sizes for the Proposed Power-Rail ESD Clamp Circuits

Device	R	$M_p$	$M_n$	$D_S$	$D_O$
Size	$5k\Omega$	$100 \mu m/100 nm$	$1 \mu m / 100 nm$	$1 \mu m \times 1 \mu m$	$20 \mu m \times 1 \mu m$

current with 1 V bias and T = 25 °C is as small as ~52 nA. The reduction of the leakage current compared with the design A is five times. Comparing Fig. 5(a) with Fig. 7(a), the reduction in the SCR trigger current caused by the addition of the output diode is ~ 20%.

## **IV. EXPERIMENTAL RESULTS**

A test chip was fabricated in a 40-nm CMOS process, including several test circuits to prove in silicon. The SCR layout used in all the test circuits is the same as shown in Fig. 8, with 7- $\mu$ m height and 40- $\mu$ m width. Fig. 9 shows the test circuits microphotography using scanning electron microscopy (SEM).

The traditional power-rail ESD clamp circuit from Fig. 2, with device sizing as specified in Table II, and designs A (Fig. 4) and B (Fig. 6), with device sizing as specified in Table III, are included in the test chip. Also, design A is implemented with two, three, and four diodes in the diode string to compare leakage current and ESD behavior.



Fig. 6. Power-rail ESD clamp circuit using the diode-string based ESD detection circuit and the output diode (design B).



Fig. 7. Simulation results on the design B under (a) normal  $V_{\text{DD}}$  power-on transition with a rise time of 0.1 ms and (b) ESD-like stress condition at  $V_{\text{DD}}$  with a rise time of 10 ns ( $V_{\text{SS}}$  grounded).

#### A. Leakage Current

The leakage current is measured on-die with ultra-low leakage probes at controlled temperature. The traditional powerrail ESD clamp circuit leakage current at T = 25 °C with



Fig. 8. Sectional cross-view of the SCR used in this paper. Gray areas: STI.



(c)

Fig. 9. SEM images of the fabricated power-rail ESD clamp circuits (after total delayer). (a) Traditional power-rail ESD clamp circuit. (b) design A. (c) design B.

1 V bias is 13.6  $\mu$ A, and 72  $\mu$ A for T = 125 °C, also with 1 V bias.

Fig. 10 shows a comparison between different numbers of diodes in the diode string and their effect on the leakage current of the design A. Fig. 10(a) shows the leakage current measurements for T = 25 °C, and Fig. 10(b) shows the leakage current measurements for T = 125 °C. At low temperature, the leakage current is practically not affected by the number of diodes, and the overall leakage current is given by the gate leakage current of  $M_p$ . At high temperature, the effect of the diode string can be seen as the circuit with four diodes has effectively larger leakage current, with only an



Fig. 10. Leakage measurements for the design A with different numbers of diodes in the diode string, under different bias conditions and controlled temperature of (a) 25 °C and (b) 125 °C.

exception at 1 V bias, whereas the circuit with two diodes has larger leakage current due to the lower triggering point. These measurements confirm that three diodes is the best solution for minimizing the leakage current in the ESD detection circuit when standard supply voltage is used ( $0.9V \pm 10\%$  for the 40-nm CMOS process).

Fig. 11 shows a comparison between the fabricated powerrail ESD clamp circuits. The addition of the output diode shows a clear reduction in the leakage current of the powerrail ESD clamp circuit, especially for high temperatures. The leakage current of Design B presents a significant breakpoint around 0.5 V. This breakpoint is attributed to the extra voltage drop across the output diode, which reduces the bulk-drain voltage of  $M_p$  and therefore reduces the leakage current. The broken-like curve of the design B leakage current makes this circuit very useful for ultralow voltage applications, whereas supply voltages lower than 0.6 V could be usually used.



Fig. 11. Leakage current comparison between the fabricated power-rail ESD clamp circuits under different bias conditions and controlled temperatures.



Fig. 12. TLP IV curves of the design A with different numbers of diodes in the diode-string based ESD detection circuit. The turning-point voltage  $V_{T1}$  is highlighted.

#### B. Transmission Line Pulsing

Transmission line pulsing (TLP) is an important ESD verification tool [23]. A TLP generator is used with pulse width of 100 ns and rise-time of 2 ns to investigate the turning point voltage ( $V_{T1}$ ) and second breakdown current ( $I_{T2}$ ).

The first TLP measurement concerns the effect of different numbers of diodes in the diode string based ESD detection circuit on the ESD performance. Fig. 12 shows the measurement results for the TLP IV curves of the design A with different numbers of diodes. The  $V_{T1}$  voltage is 3, 3.7, and 4.3 V for two, three, and four diodes, respectively. The gate oxide breakdown voltage for the 40-nm CMOS process is around 5 V. Therefore, these circuits can be effectively used to protect transistor gates. There is no significant variation in the  $I_{T2}$  among the circuits.

A comparison of the TLP IV curves among the traditional design and designs A and B is shown in Fig. 13. The  $V_{T1}$  voltage for designs A and B is practically the same. There is, though, a significant difference with the traditional



Fig. 13. TLP IV curves of the fabricated power-rail ESD clamp circuits.

power-rail ESD clamp circuit, which does not exhibit the breakpoint voltage. This is attributed to the higher leakage current flowing through the capacitor and the SCR trigger circuit, which also lowers the holding voltage for small currents. Notice that for TLP currents higher than 0.5 A the holding voltages are similar. The second breakdown current is  $\sim 2.5$  A for all the circuits.

## C. Turn-On Verification

Turn-on behavior of SCR-based ESD protection circuits is an important index for ESD protection [24]. To verify the turn-on speed, a 5 V pulse with 100-ns width and a rise time of 10 ns is applied to the device under test (DUT). Then, the transient waveform at the pad is observed to measure the turn-on speed. All the measured circuits performed the turnon speed of  $\sim$ 10 ns. Some previous work has showed that the turn-on speed of SCR can be increased by blocking the STI formation inside the SCR [25].

## D. ESD Robustness

In order to measure the ESD robustness of the circuits, the human body model (HBM) [26] and machine model (MM) [27] are used to stress the tested circuits and measure the failure voltages. The capacitor is charged to the high ESD voltage and then discharge to the DUT through the ESD resistance. After each discharge, the DC IV curve is measured and compared with the original curve. If there is a deviation higher than 30%, the DUT is considered damaged. The recorded ESD voltages are the maximum discharged voltages for which the DUT does not fail, i.e., the last voltage level before the failure voltage.

The traditional power-rail ESD clamp circuit fabricated in this paper can withstand 4.5-kV HBM and 200 V MM. The design A achieves the same ESD levels, disregarding the number of diodes in the ESD-detection circuit. The design B can withstand a higher HBM level of 6.5 kV whereas the MM level is also 200 V.



Fig. 14. Failure in the traditional power-rail ESD clamp circuit after 5-kV HBM ESD stress. The failure is located at  $M_p$ , but not on the SCR device.



Fig. 15. Failure in the proposed power-rail ESD clamp circuit after 7-kV HBM ESD stress. The failure is located at the SCR device.

Failure analysis (FA) is performed using SEM to find the failure point on the tested devices. After HBM/MM tests, the dies are delayered to expose the silicon and then are observed though SEM to find failures. Fig. 14 shows the damage observed on the traditional power-rail ESD clamp circuit after HBM stress. The damage is located on the trigger transistor  $(M_p)$ . The same failure spot is observed on the design A. Fig. 15 shows the HBM failure for the design B. In this case, the damage is observed on the SCR. Fig. 16 shows a typical damage after MM stress. The failure spot is recurrent in all the tested circuits and it happens mostly on the SCR corners.

FA analysis show that the failure on the traditional powerrail ESD clamp circuit and design A is due to a high trigger current flowing through  $M_p$ . This could be solved by increasing  $M_p$  width, at the expense of adding more leakage current. On the other side, design B can withstand higher HBM voltages, and also the failure is located on the SCR and not on  $M_p$ . This is due to the fact that the output diode limits the trigger current to some extent, which still allows the SCR to turn-on correctly while keeping  $M_p$  safe from HBM damage.

MM failure is process and layout dependent. To increase the MM level, the SCR width should be increased, or use dummy gates [25]. Nonetheless, 200 V MM is the recommended level for the IC industry.

The overall performance of the realized circuits is summarized in Table IV.

## V. DISCUSSIONS

There was noticed a large mismatch in the leakage current of the power-rail ESD clamp circuit between simulations and



Fig. 16. Failure after 250 V MM ESD stress, which is located at the SCR device. The failure location on SCR is the same for all the tested circuits.

TABLE IV COMPARISON AMONG THE POWER-RAIL ESD CLAMP CIRCUITS

Design	Leakage @ 1V bias T=25°C T=125°C		ESD HBM	Level MM
Traditional	13.6µA	$72\mu A$	4.5kV	200V
Design A	62nA	425nA	4.5kV	200V
Design B	20nA	340nA	6.5kV	200V

measurements. For example, the simulated leakage current of design A with T = 25 °C and 1 V bias was ~300 nA, whereas the measured leakage current (under the same bias conditions) for this circuit was of ~60 nA. After further simulations, it was noticed that the selection of corner process parameters (FF and SS libraries) can result in large difference on the simulated gate leakage currents, even more than 100% variation between simulations can be found. A total of five dies were measured, and the reported values in this paper are the most representatives.

In Section III, the output diode was discussed as an improvement on the leakage current of the power-rail ESD clamp circuit. More diodes in series could be added to the output diode to further reduce the leakage current, but the SCR trigger current would be drastically reduced, and the power-rail ESD clamp circuit may not be fully functional with such realization. To prove this, another test circuit was included implementing the design B with the same device sizes but using two output diodes instead of one. The measured leakage current with T = 25 °C and 1 V bias was ~1 nA, but the circuit failed at lower ESD stresses (both HBM and MM). On design phase, when trying to minimize the leakage current, the designer has to be always aware that correct functionality has to be preserved.

Figs. 12 and 13 show a somehow excessive voltage at high currents. The thin-oxide gate breakdown voltage for the used 40-nm CMOS process is  $\sim 6$  V. If the SCR is used to protect a gate, it would be expected to fail at 6 V. The TLP current for 6 V is approximately 1.8 A, which gives more than 2.5-kV HBM ESD robustness. If higher ESD protection is needed,

the SCR width should be enlarged to satisfy the required low on-resistance.

## VI. CONCLUSION

A novel power-rail ESD clamp circuit has been proposed and verified on silicon using a 40-nm CMOS process. The diode-string based ESD detection circuit can achieve accurate ESD detection while maintaining low silicon area and low leakage current. The number of diodes on the diode-string is determined according to the power-supply voltage, and it has to be maintained to a minimum. A larger number of diodes has been proved to increase leakage current, especially under high temperatures, and also increase the TLP turning point, thus decreasing the overall ESD performance.

The addition of the output diode further reduces the leakage current, and due to the diode characteristics, it makes the design especially suitable for ultralow-voltage applications. In addition, the output diode does not impact negatively on the ESD robustness. On the contrary, it increases the HBM level by protecting the trigger transistor  $(M_p)$ .

#### ACKNOWLEDGMENT

The authors would like to thank National Chip Implementation Center (CIC), Taiwan, for the support of chip fabrication.

#### REFERENCES

- E. A. Amerasekera and C. Duvvury, *ESD in Silicon Integrated Circuits*. New York, NY, USA: Wiley, 2002.
- [2] M.-D. Ker, "Whole-chip ESD protection design with efficient VDDto-VSS ESD clamp circuits for submicron CMOS VLSI," *IEEE Trans. Electron Devices*, vol. 46, no. 1, pp. 173–183, Jan. 1999.
- [3] H. Sasaki, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm direct-tunneling gate oxide Si MOSFET's," *IEEE Trans. Electron Devices*, vol. 43, no. 8, pp. 1233–1242, Aug. 1996.
- [4] W.-C. Lee and C. Hu, "Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling," *IEEE Trans. Electron Devices*, vol. 48, no. 7, pp. 1366–1373, Jul. 2001.
- [5] G. Joshi, D. Singh, and S. Thangjam, "Effect of temperature variation on gate tunneling currents in nanoscale MOSFETs," in *Proc. IEEE Conf. Nanotechnology*, Aug. 2008, pp. 37–41.
- [6] K. Nii, Y. Tsukamoto, T. Yoshizawa, S. Imaoka, Y. Yamagami, T. Suzuki, A. Shibayama, H. Makino, and S. Iwade, "A 90-nm lowpower 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications," *IEEE J. Solid-State Circuits*, 2004.
- [7] A. Annema, B. Nauta, and R. Langevelde, "Analog circuits in ultradeep-submicron CMOS," *IEEE J. Solid-State Circuits*, 2005.
- [8] K. Cao, W. Lee, W. Liu, X. Jin, P. Su, S. Fung, J. An, B. Yu, and C. Hu, "BSIM4 gate leakage model including source-drain partition," in *IEDM Tech. Dig.*, 2000, pp. 815–818.
- [9] Y.-Y. Fan, Q. Xiang, J. An, L. Register, and S. Banerjee, "Impact of interfacial layer and transition region on gate current performance for high-k gate dielectric stack: its tradeoff with gate capacitance," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 433–439, Feb. 2003.
- [10] Z. Krivokapic, W. Maszara, K. Achutan, P. King, J. Gray, M. Sidorow, E. Zhao, J. Zhang, J. Chan, A. Marathe, and M. Lin, "Nickel silicide metal gate FDSOI devices with improved gate oxide leakage," in *IEDM Tech. Dig.*, 2002, pp. 271–274.
- [11] P.-Y. Chiu and M.-D. Ker, "Design of low-leakage power-rail ESD clamp circuit with MOM capacitor and STSCR in a 65-nm CMOS process," in *Proc. IEEE Int. Conf. Integrated Circuit Design and Technology*, 2011.
- [12] M.-D. Ker, P.-Y. Chiu, F.-Y. Tsai, and Y.-J. Chang, "On the design of power-rail ESD clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2009, pp. 2281–2284.

- [13] P.-Y. Chiu, M.-D. Ker, F.-Y. Tsai, and Y.-J. Chang, "Ultra-low-leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process," in *Proc. IEEE Int. Reliab. Phys. Symp.*, 2009, pp. 750–753.
- [14] C.-T. Wang and M.-D. Ker, "Design of power-rail ESD clamp circuit with ultra-low standby leakage current in nanoscale CMOS technology," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 956–964, Mar. 2009.
- [15] C.-T. Yeh and M.-D. Ker, "Power-rail ESD clamp circuit with ultralow standby leakage current and high area efficiency in nanometer CMOS technology," *IEEE Trans. Electron Devices*, vol. 59, no. 10, pp. 2626–2634, Oct. 2012.
- [16] C.-T. Yeh and M.-D. Ker, "Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection," *IEEE J. Solid-State Circuits*, vol. 45, no. 11, pp. 2476–2486, Nov. 2010.
- [17] M.-D. Ker and K.-H. Lin, "Overview on electrostatic discharge protection designs for mixed-voltage I/O interfaces: Design concept and circuit implementations," *IEEE Trans. Circuits Syst. 1*, vol. 53, no. 2, pp. 235–246, Feb. 2006.
- [18] M.-D. Ker and C.-T. Wang, "ESD protection design by using only 1×Â-VDD low-voltage devices for mixed-voltage I/O buffers with 3×VDD input tolerance," in *Proc. IEEE ASSCC*, Nov. 2006, pp. 287–290.
- [19] M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 2, pp. 235–249, Jun. 2005.
- [20] T. Maloney and S. Dabral, "Novel clamp circuits for IC power supply protection," *IEEE Trans. Compon., Packag., Manuf. Technol. C*, vol. 19, no. 3, pp. 150–161, Jul. 1996.
- [21] S. Voldman, ESD: Circuits and Devices. New York, NY, USA: Wiley, 2005.
- [22] S. Voldman, G. Gerosa, V. Gross, N. Dickson, S. Furkay, and J. Slinkman, "Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors," in *Proc. EOS/ESD Symp.*, 1995, pp. 43–61.
- [23] T. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in *Proc. EOS/ESD Symp.*, 1985, pp. 49–54.
- [24] J. Di Sarro, K. Chatty, R. Gauthier, and E. Rosenbaum, "Evaluation of SCR-based ESD protection devices in 90nm and 65nm CMOS technologies," in *Proc. IEEE Int. Reliability Physics Symp. (IRPS)*, Apr. 2007, pp. 348–357.
- [25] M.-D. Ker and K.-C. Hsu, "SCR device fabricated with dummy-gate structure to improve turn-on speed for effective ESD protection in CMOS technology," *IEEE Trans. Semicond. Manuf.*, vol. 18, no. 2, pp. 320–327, May 2005.
- [26] ESD Association Standard Test Method for Electrostatic Discharge Sensitivity: Human Body Model-Component level, STM-5.1-2001, 2001.
- [27] ESD Association Standard Test Method for Electrostatic Discharge Sensitivity: Machine Model-Component level, STM-5.2, 1999.



Federico Agustin Altolaguirre is currently pursuing the Ph.D. degree with National Chiao-Tung University, Hsinchu, Taiwan.

His current research interests include electrostatic discharge protection design and IO design.



**Ming-Dou Ker** (F'08) received the Ph.D. degree from the Institute of Electronics, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He is currently the Distinguished Professor with the Department of Electronics Engineering, NCTU, and also as the Dean of the College of Photonics in NCTU.