

A Digitally Dynamic Power Supply Technique for 16-Channel 12 V-Tolerant Stimulator Realized in a 0.18- μm 1.8-V/3.3-V Low-Voltage CMOS Process

Zhicong Luo, *Student Member, IEEE*, Ming-Dou Ker, *Fellow, IEEE*, Tzu-Yi Yang, and Wan-Hsueh Cheng

Abstract—A new digitally dynamic power supply technique for 16-channel 12-V-tolerant stimulator is proposed and realized in a 0.18- μm 1.8-V/3.3-V CMOS process. The proposed stimulator uses four stacked transistors as the pull-down switch and pull-up switch to withstand 4 times the nominal supply voltage ($4 \times V_{DD}$). With the dc input voltage of 3.3 V, the regulated three-stage charge pump, which is capable of providing 11.3-V voltage at 3-mA loading current, achieves dc conversion efficiency of up to 69% with 400-pF integrated capacitance. Power consumption is reduced by implementing the regulated charge pump to provide a dynamic dc output voltage with a 0.5-V step. The proposed digitally dynamic power supply technique, which is implemented by using a p-type metal oxide semiconductor (PMOS) inverter with pull-down current source and digital controller, greatly improves the power efficiency of a system. The silicon area of the stimulator is approximately 3.5 mm² for a 16-channel implementation. The functionalities of the proposed stimulator have been successfully verified through animal test.

Index Terms—Dynamic power supply technique, high-voltage-tolerant, power efficiency, regulated charge pump, stimulator.

I. INTRODUCTION

NEURO-STIMULATORS have been widely used in cardiac pacemaker, cochlear implant, bladder stimulation, neuromuscular electrical stimulation, deep brain stimulation, implantable visual prosthesis, etc. [1]–[15]. Those stimulators are capable of delivering charges into the tissue via electrodes. If sufficient charges are injected into the working electrodes, it can artificially depolarize some portion of the axon membrane to the threshold, and trigger the action potentials in axons [5]. In order to achieve a more effective electrical stimulation, a multi-channel stimulator is necessary. For example, cochlear implants

with multiple channels can stimulate different positions to select the different audio frequencies. Using multi-channel stimulation to suppress epileptic seizure can stimulate more accurately the position of the source of abnormal discharge to get better therapy result. There are many challenges for designing a stimulator. Issues such as realization of high level of integration to reduce the size of the implant devices, efficient power delivery to the stimulators, delivery of the safe electrical stimulation to avoid damaging the tissue and electrode, and reducing of the medical costs, are some of the challenges faced by the circuit designers [6].

The required supply of a stimulator varies from a few volts to tens of volts in various applications [7]. For instance, the supply voltage of stimulator for suppressing epileptic seizure can be up to 12 V. There are two approaches to realize a high-voltage-tolerant stimulator in the prior literatures [1]–[10]. One approach is to use high voltage (HV) devices, and the other approach is to use the concept of stacked low voltage (LV) devices [8], [9]. The HV devices should be manufactured using the standard CMOS process with HV layers and some special layout techniques. Using LV devices in low voltage CMOS process to realize stimulator can reduce the size and the cost of the implantable medical devices because the stimulator can be fully integrated with the microcontroller or the biomedical signal processor into an SoC.

For implantable stimulators, power consumption is often the limiting factor in determining the size of power coil or battery. Improvements in power efficiency lead to the reductions in coil or battery size and the increases in battery lifetime. If the size of implantable stimulators can be decreased, the safety and comfort of patient are increased. Thus, there is a strong motivation to improve the power efficiency of implantable stimulators.

In this work, a novel digitally dynamic power supply technique for 16-channel 12V-tolerant stimulator is proposed and realized in a 0.18- μm 1.8-V/3.3-V CMOS process. Unlike the traditional dynamic power supply techniques which consisted of many analogue circuits (e.g. ADC, amplifier, comparator, and reference), the proposed power control system is designed and realized by using digital circuits. Experimental results show that the power efficiency of the stimulator has been greatly improved.

II. DYNAMIC POWER SUPPLY TECHNIQUES FOR STIMULATOR

Fig. 1 shows a typical current-controlled stimulator (CCS) with $n \times V_{DD}$ supply realized in LV CMOS process. The

Manuscript received January 31, 2017; revised March 27, 2017 and May 31, 2017; accepted June 5, 2017. Date of publication July 18, 2017; date of current version September 25, 2017. This work was supported in part by the Ministry of Science and Technology (MOST), Taiwan, under Contracts of MOST 104-2220-E-009-004, MOST 105-2221-E-009-166, and MOST 106-3114-8-009-001. This paper was recommended by Associate Editor A. Demosthenous. (*Corresponding author: Ming-Dou Ker.*)

Z. Luo is with the Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, and the College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University, Fuzhou 350002, China (e-mail: luozhicong.ee02g@nctu.edu.tw).

M.-D. Ker, T.-Y. Yang, and W.-H. Cheng are with the Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, and the Biomedical Electronics Translational Research Center, National Chiao-Tung University, Hsinchu 300, Taiwan (e-mail: mdker@ieee.org; timyang826@gmail.com; cgtwseb@gmail.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TBCAS.2017.2713122




Fig. 1. Schematic of a typical current-controlled stimulator, where the output is connected to an equivalent electrode model.

outer transistors (M_A , M_B , M_C , and M_D) are controlled by the level shifter which converts the low-level voltage to the high-level voltage with a DC offset of $(n-1) \times V_{DD}$. When the transistors (M_A and M_D) are turned on, and the transistors (M_B and M_C) are turned off, cathodic electrode C_E is pulled down to ground. The stimulus current I_{STIM} flows into the tissue through the anodic electrode W_E . The voltage on electrode W_E can be expressed as

$$V_{elec}(t) = V_s + V_{dl}(t) = |I_{STIM}| \cdot \left(R_s + \frac{t}{C_{dl}} \right) \quad (1)$$

where V_s is the voltage drop across the solution resistance R_s , $V_{dl}(t)$ is the instantaneous voltage across the double layer capacitor C_{dl} . In (1), $V_{elec}(t)$ rises to $|I_{STIM}| \cdot R_s$ instantaneously once the stimulus current is applied. Power loss of the stimulator can be calculated as

$$P_{loss} = \left[V_{Supply} - |I_{STIM}| \cdot \left(R_s + \frac{t}{C_{dl}} \right) \right] \cdot |I_{STIM}| \quad (2)$$

where V_{Supply} is the supply voltage. The first item in (2) is the voltage drop across the current source and switches. In order to maximize the overall efficiency of the stimulator, dynamic power supply techniques are required to minimize the voltage drop across the current generator, and also to ensure the current generator operates in saturation region, while complex monitoring circuits are required for instantaneous adjustment of the supply voltage during the stimulation [3].

The existing dynamic power supply techniques can be divided into two classes: pseudo-closed-loop dynamic power supply technique and closed-loop dynamic power supply technique. The pseudo-closed-loop dynamic power supply technique just adjusts the power supply as programmed, and the program does not continuous. On the contrary, the closed-loop dynamic power supply technique continuously monitors the operating state of the stimulator and automatically adjusts the power supply when it is needed.




Fig. 2. Various dynamic power supply techniques for stimulator. (a) The dynamic power supply technique, realized in an HV CMOS process, in [7]. (b) The dynamic power supply technique in [10]. (c) The dynamic power supply technique in [11]. (d) The dynamic power supply technique for CCS, realized in an HV CMOS process, in [12].

A. Pseudo-Closed-Loop Dynamic Power Supply Techniques

Fig. 2 compares various dynamic power supply techniques. The conventional dynamic power supply technique in Fig. 2(a) utilized a capacitive attenuator and ADC to attenuate and digitize the maximum electrode voltage of the CCS, respectively. Then, the charge pump was controlled by ADC to provide a dynamic voltage [7]. H. Lee designed another highly efficient CCS with a pseudo-closed loop [10], which is shown in Fig. 2(b). The difference voltage between the electrodes was attenuated, single-ended, and digitized by the capacitive attenuator, differential amplifier, and ADC, respectively. Finally, the active rectifier was controlled to provide a dynamic supply. In addition, the gate voltage of the transistor in the current generator circuit [2] and the maximum electrode voltage [3] were monitored to provide an adjustable supply voltage. The dynamic power supply techniques described in this section just adjust the power supply as programmed.

B. Closed-Loop Dynamic Power Supply Techniques

The voltage-controlled stimulator in [11] utilized another dynamic power supply technique, as shown in Fig. 2(c), to maximize the power efficiency. The electrode voltage was sampled periodically by the DAC-subtractor with a comparator to decide whether the electrode voltage was greater or less than the predefined voltage. If the electrode voltage was greater than the predefined voltage, the dynamic power supply would be increased continuously. For current-controlled stimulator, the stimulus current is related to the operating region of the stimulus current generators. If the stimulus current generators are operating the saturation region, the performance of charge balance will be well enough. In [12], a dynamic power supply technique, through monitoring the gate voltage of the transistor in the regulated cascode current sink, has been proposed. As shown in Fig. 2(d), the gate voltage of the outer transistor was monitored by comparators and a reference. A switched capacitor




Fig. 3. The new proposed digitally dynamic power supply technique for 16-channel CCS with current source. It is realized in an LV CMOS process.

DC-DC converter with 1000-pF integrated capacitance is used to provide a continuous voltage at 3-V step. The dynamic power supply technique in Fig. 2(d) was realized in a 0.18- μm 1.8-V/20-V CMOS process. In addition, the voltage compliance of cascode current source was monitored by a comparator and a reference to provide a continuous adjusting voltage [13]. The existing stimulators with dynamic power supplies use complex monitoring circuits, such as attenuator, ADC, amplifier, comparator, which lead to large layout area and power dissipation.

The novel proposed closed-loop dynamic power supply technique for 16-channel 12V-tolerant stimulator, realized in a 0.18- μm 1.8-V/3.3-V CMOS process, is shown in Fig. 3. In the proposed CCS, the monitoring circuit examines the operating region (triode vs. saturation) of the current source by a simple inverter. The output of the regulated charge pump is driven by a digital input, eliminating the need of the decision-making analogue circuits. The experimental results have shown that the proposed new digital dynamic power supply technique can greatly improve the power efficiency.

III. CIRCUIT IMPLEMENTATION

The proposed stimulator uses the stacked transistors configuration to prevent the low voltage transistors from the electrical overstress and the gate-oxide reliability issues. The $n \times V_{DD}$ high-voltage-tolerant buffers or stimulators have been reported and verified successfully in LV CMOS process [8], [9], [14]–[19].

A. Overall Architecture of the Proposed 16-Channel Stimulator

The overall architecture of the proposed 16-channel stimulator is shown in Fig. 4. The stimulus drivers are grouped into 4 regions, and each region consists of 4 stimulus drivers. The decoder decides which two of the stimulus drivers are activated, and also decides the interval of stimulus current pulse, stimulation width, and the interphase delay. The stimulus current amplitude is decided by the 3-bit current DAC. Mode controller is used to control the operation mode of the stimulator, which includes the stimulation mode and the detection mode. The adaptive regulated charge pump is turned on in the stimulation

mode. Correspondingly, it will be turned off, and discharged to the ground by the quick-discharge circuit in the detection mode. The current DAC is composed of the cascode current source. The triode indicator is used to monitor the drain-source voltage of the cascode transistor in the current generator. Once the cascode transistors leave the saturation, digital controller will be activated to control the regulated charge pump to generate a higher voltage.

B. High-Voltage-Tolerant Stimulator Buffer with Triode Indicator

Fig. 5 shows the detailed schematic of the proposed CCS. It consists of a high-voltage-tolerant buffer [9], self-adaption bias circuit, n th V_{DD} bias circuit, quick-discharge circuit, and the triode indicator. n th V_{DD} bias circuit is used to provide $3 \times V_{DD}$, $2 \times V_{DD}$, and $1 \times V_{DD}$ bias voltages with outputting current capability at nodes b1, b2, and b3, respectively. Decoupling capacitors need to be added to the nodes (b1, b2, and b3). Transistors (M_1 to M_4) and transistors (M_5 to M_8) act as the pull-up switch and pull-down switch, respectively, to withstand 4 times nominal supply voltage ($4 \times V_{DD}$) without degrading the transistor reliability. The outer transistors (M_1 and M_8) are driven by the taper inverters for reducing the peak transient drain-source voltages of the transistors (M_4 and M_5), during the switching operation. Transistors (M_{B1} to M_{B6}) act as a self-adaption bias circuit, which is designed to keep the voltages across the terminals of the stacked transistors within the safe voltage range of $1 \times V_{DD}$ during the operation.

Triode indicator, which is a p-type metal oxide semiconductor (PMOS) inverter with pull-down current source, is used to monitor the operating region of the cascode current mirror. Transistors (M_{C1} to M_{C4}) act as a wide-swing cascode current mirror. The overdrive voltages of those transistors are ~ 200 mV when the drain current is 3 mA. If those transistors are operating in the saturation region, the drain current (stimulus current) of M_{C4} can be matched accurately to the output current of a 3-bit current DAC. Triode indicator, biased with $5 \mu\text{A}$, monitors the operating region of the transistors in the cascode current mirror all the time. In consideration of the voltage ripple in the power line, the process-voltage-temperature (PVT) variation, the delay time in the feedback circuit, and the rising speed of electrode voltage, the triode indicator will output an “error” signal when the voltage drop across M_{C3} and M_{C4} reaches the threshold voltage (V_{THP}) of a PMOS transistor. The rising edge of this “error” will enable the digital controller to increase the supply voltage of stimulator. In general, the rising speed of the supply voltage, which is provided by the regulated charge pump, is much faster than that of the electrode voltages. As described in (1), when I_{STIM} is 3 mA and C_{DL} is 100 nF, the rising time, where the electrode voltage increases by 400 mV (the source-gate voltage of M_{C5} minus the overdrive voltages of transistors M_{C3} and M_{C4}), is 13.3 μs . If the digital controller can deal with these rising edges promptly, the wide-swing cascode current mirror can operate in the saturation region all the time. In addition, the power efficiency of the stimulator could be optimal if the voltage (V_{BP}) at the gate of M_{C3} varies with the stimulation




Fig. 4. The overall architecture of the proposed 16-channel 12V-tolerant stimulator with adaptive power supply.




Fig. 5. The detailed circuit of the proposed high-voltage-tolerant buffer with triode indicator and quick-discharge circuits. Transistors M_1 to M_8 in output buffer, transistors M_{B1} to M_{B6} in self-adaption bias circuit, transistors M_{D1} and M_{D2} , level shifters, and taper inverters need to be replicated for each channel. The dimensions of the transistors M_{BN1} to M_{BN4} , M_{BP1} to M_{BP4} , M_{BBN1} to M_{BBN3} , M_{BBP1} to M_{BBP3} , M_{B1} and M_{B2} , M_{B3} and M_{B4} , M_{B5} and M_{B6} , M_{C5} , and resistors R_1 to R_4 are $1\ \mu\text{m}/0.35\ \mu\text{m}$, $4\ \mu\text{m}/0.35\ \mu\text{m}$, $2\ \mu\text{m}/0.35\ \mu\text{m}$, $8\ \mu\text{m}/0.35\ \mu\text{m}$, $1\ \mu\text{m}/5\ \mu\text{m}$, $3\ \mu\text{m}/0.35\ \mu\text{m}$, $50\ \mu\text{m}/0.35\ \mu\text{m}$, $40\ \mu\text{m}/0.3\ \mu\text{m}$, and $50\ \text{k}\Omega$, respectively, realized in a $0.18\text{-}\mu\text{m}$ CMOS process.




Fig. 6. (a) The overall architecture of the proposed the system of regulated charge pump. (b) The detailed schematic of one stage in the charge pump. (c) The timing diagram for the 3-stage charge pump.

current. Three stacked inverters are used to withstand a higher operation voltage.

The capacitive-coupled instrumentation amplifiers [8], which are the first stage in the action potential recording channels, are used to amplify the electrical signals from neurons. During stimulation period, the stimulus voltages on the electrode may be up to $4 \times V_{DD}$. Thus, the amplifiers should be disconnected from the electrodes in the stimulation phase to prevent the transistors in amplifiers from electrical overstress, and be reconnected after the stimulation artifact vanishes. When transistors (M_{D1} and M_{D2}) and the parasitic diodes (D_3 and D_4) are turned on, the voltages on nodes n_9 and n_8 are $(V_{DD} - V_{TH})$ and $(V_{DD} - 2 \cdot V_{TH})$, respectively. In this way, transistors (M_5 , M_6 , and M_7) are turned on, and the electrode can be reconnected to the action potential recording channel.

Quick-discharge circuit is activated to discharge the charges on the supply line within a small time-window before and after the stimulus pulses is applied. Once the control signal QDis goes from low to high, the charges on the supply line will be discharged to the ground.




Fig. 7. State diagram of the counter which controls the 3-bit RDAC.

C. Adaptive Regulated Charge Pump

The overall architecture of the regulated charge pump system is shown in Fig. 6(a) [20]–[22]. It consists of voltage divider, error amplifier, voltage control oscillator (VCO), level shifter, 4-phase clock generator, and 3-stage charge pump. Pulse frequency modulation (PFM) feedback network is used to generate the regulated output voltage V_{CC} . When V_{CC} is lower than the predefined voltage, V_{ctrl} , which is the output of the error amplifier and the input control signal of VCO, becomes higher. Thus, the frequency of VCO arises until V_{CC} equals to the predefined voltage. In contrast, the frequency of VCO becomes slower, when V_{CC} is greater than the predefined voltage. The regulated output voltage is programmed by the 3-bit resistor DAC and the digital controller. Voltage-controlled oscillator (VCO), in Fig. 6(a), is a current starved ring oscillator. Five inverters are attached in a chain, and the output of the last inverter is fed back into the input of the first inverter. Error amplifier, in Fig. 6(a), is a single stage op-amp.

The detailed schematic of one stage in the charge pump and the corresponding timing diagram are shown in Fig. 6(b) and Fig. 6(c), respectively. Each stage of the charge pump is implemented as a 4-phase voltage doubler (FPVD). The separated capacitor pairs (C_{E1} and C_{E2}) for voltage pumping and (C_{B1} and C_{B2}) for clock boosting are used to achieve smaller voltage drops, and reduce the conduction loss. A voltage doubler cell is used to separate the gate driving of the NMOS switches (M_{E1} and M_{E2}) from that of the PMOS switches (M_{E3} and M_{E4}). In this way, the reverse currents can be eliminated. The bulk terminals of the devices are connected to their respective sources terminals.

D. Digital Controller for Dynamic Power Supply

Power efficiency is critically important for implantable biomedical devices. Current-controlled stimulator can achieve high power efficiency when its supply voltage adapts to the electrode voltage.

Fig. 7 shows the finite state machine made up of a 3-bit counter to control the 3-bit resistor DAC in the adaptive

TABLE I
COUNTER STATE DESCRIPTIONS

State	Action
Idle	The counter value defaults to 7 after the reset action. In other case, it equals to the value in previous state. And signal "overflow" is reset to 0.
+1	The output value of counter increases by 1. Correspondingly, supply voltage steps up at 0.5 V immediately.
-1	The output value of counter decreases by 1. Correspondingly, supply voltage steps down at 0.5 V immediately.
Mask	Mask = 1 during the phase of cathodic or anodic stimulation. In other case, mask = 0.
Error	Output signal of triode indicator.
Plus and Minus	When mask = 1, signal "error" will be sampled periodically by a D-flip flop with output signals "plus" and "minus". If error = 1, plus = 1 and minus = 0. If error = 0, plus = 0 and minus = 1. After the counter has been increased or decreased by 1, "plus" and "minus" will be reset to 0. In addition, the rising edge of "error" can also set "plus" and "minus" to 1 and 0, respectively. In other case, signals "plus" and "minus" are reset to 0.
Overflow	If the counter reaches the value 0 or 7, overflow = 1. In other case, overflow = 0.




Fig. 8. Die photo of the fabricated fully integrated stimulator with dynamic power supply.

regulated charge pump. The counter runs on a fixed 50 MHz clock and steps through the various states indicated in Fig. 7 to provide an adaptive supply voltage for reducing the power consumption of stimulator as described in Table I. For example, once the voltage drop across M_{C3} and M_{C4} is lower than the source-gate voltage (about one threshold voltage) of M_{C5} , the triode indicator will output a positive pulse as described in Section B. Moreover, the digital controller will be activated by those positive pulses to enable the counter to increment by one immediately. Correspondingly, the supply voltage increases by 0.5-V step voltage.

IV. EXPERIMENTAL RESULTS

The stimulator chip has been fabricated in a 0.18- μm 1.8-V/3.3-V CMOS process. The die photo is shown in Fig. 8. The pumping capacitors (C_E) of the charge pump are 50 pF, and the output capacitor (C_O) is 100 pF. All of the capacitors are implemented by using the metal-insulator-metal capacitor and are fully integrated on the chip. The silicon area of the 16-channel 12V-tolerant stimulator and regulated charge pump are 2.1 mm² and 1.4 mm², respectively. The supply voltage for VCO, error amplifier, and the other digital controller is 1.8 V, and the supply voltage for regulated charge pump is 3.3V.




Fig. 9. When $D_0D_1D_2 = 111$ and loading current is 3 mA, (a) the measurement result of power on, (b) the voltage ripple at the output of charge pump.




Fig. 10. (a) The output voltage and power efficiency of charge pump vs. the loading current when $D_0D_1D_2 = 111$. (b) The output voltage and power efficiency of charge pump when the loading current is 3 mA and digital code ($D_0D_1D_2$) varies from 000 to 111.

A. Adaptive Dynamic Power Supply Measurement Results

The settling time, voltage ripple, and power efficiency of the regulated charge pump are evaluated under a variety of ideal current loads. Fig. 9 shows that the settling time and voltage ripple are ~ 500 ns and ~ 300 mV, respectively, when the loading current is 3 mA and $D_0D_1D_2 = 111$. Fig. 10(a) shows the output voltage and power efficiency of charge pump vs. the loading current when $D_0D_1D_2 = 111$. It shows that the power




Fig. 11. The power supply self-adjusting procedure during stimulation when the stimulus current is 1.5 mA, R_S is 4 k Ω , and C_{DL} is 300 nF.

efficiency of the charge pump can be up to 67% under 3-mA loading current. Fig. 10(b) shows the output voltage and power efficiency of the charge pump when the loading current is 3 mA and digital code ($D_0D_1D_2$) varies from 000 to 111.

Fig. 11 shows the power supply self-adjusting procedure during the stimulation. When the voltage drop across transistors M_{C3} and M_{C4} is less than 0.8 V, triode indicator outputs an “error” signal, and then the supply voltage steps up at 0.5 V promptly.

As described in (1), $V_{elec}(t)$ rises to $|I_{STIM}| \cdot R_S$ instantaneously once the stimulus current is applied. In order to keep up with the rising speed of electrode voltage at the very beginning of cathodic stimulation, the supply voltage is initially programmed to 12 V. And then, the supply voltage of the stimulator steps down one by one at 0.5 V in a defined interval until the “error” signal is detected. Once the “error” is detected, the supply voltage will step up with 0.5 V immediately until the “error” disappears. During stimulation, the operating region of the transistors in the cascode current mirror is continually monitored by the triode indicator and the digital controller. During the anodic stimulation phase, the power supply self-adjusting procedure is the same as that of the cathodic stimulation phase.

The overall power efficiency (η_{eff}) from the power source unit (Agilent B2902A) to the load is calculated as

$$\eta_{eff} = \frac{I_{STIM} \times V_{supply, adap}}{P_{total}} \quad (3)$$

where I_{STIM} is the stimulus current, $V_{supply, adap}$ is the supply voltage of the stimulator under the adaptive supply, and P_{total} is the overall average power consumed by stimulator under the fixed or adaptive supply, which is measured by Agilent B2902A at a 50 kS/s sample rate for a period of 2 seconds. For example, the consumed power of stimulator is 30.1 mW and 20.2 mW in the fixed and adaptive supply, respectively, under 2.5-mA stimulus current amplitude, 320- μ s current pulse width, 640- μ s current pulse period, 1-k Ω R_S , and 100-nF C_{DL} . It shows that the power consumption of stimulator can be greatly reduced by using adaptive supply. Fig. 12 compares the power efficiencies of the stimulator vs. the stimulus current between the fixed and adaptive mechanisms. The results show that the stimulator power efficiency with the adaptive supply control (49% ~ 54%) is higher than that of the fixed supply (34% ~ 37%).




Fig. 12. The power efficiency of stimulator vs. stimulus currents between adaptive and fixed supplies when R_S is 1 k Ω and C_{DL} is 100 nF.





Fig. 13. (a) An oscilloscope capture of the residual voltage on the 100-nF Teflon capacitor at 2-mA stimulus current, which allows the measurements of the accumulated residual voltage at the end of the 10th biphasic stimulation. (b) Residual voltage and charge mismatch factor in one-cycle biphasic stimulus stimulation as the function of loading resistance at 2-mA stimulus current.

TABLE II
PERFORMANCE COMPARISON WITH THE PRIOR WORKS WITH DYNAMIC POWER SUPPLY TECHNIQUES

	TBioCAS 2012 [11]	TBioCAS 2011 [4]	JSSC 2013 [10]	TBioCAS 2013 [12]	This work
Technology	0.35- μ m CMOS	1.5- μ m CMOS	0.5- μ m CMOS	0.18- μ m 1.8-V/20-V CMOS	0.18- μ m 1.8-V/3.3-V CMOS
Dynamic Range	0–450 μ A	0–136 μ A	0–2800 μ A	0–504 μ A	0–3000 μ A
Voltage Compliance	3 V	1.75 V	4.6 V	11.5 V (6 V input voltage)	12 V (3.3 V input voltage)
Integrated Capacitance	n/A	n/A	n/A	1000 pF	400 pF
Monitoring Circuits	DAC-subtractor and Comparators	Reference and Comparators	Attenuator, Voltage Detector, and ADC	Reference and Four Comparators	PMOS Inverter
Ext. Components	Yes	Yes	Yes	No	No
Channels	1	15	4	8	16
Area	n/A	4.76 mm ²	2.25 mm ²	2.8 mm ²	3.5 mm ²

TABLE III
PERFORMANCE COMPARISON WITH THE EXISTING CHARGE PUMPS

	JSSC 2006 [21]	ISSCC 2014 [25]	JSSC 2015 [26]	JSSC 2003 [27]	This work
Technology	0.13- μ m CMOS	0.16- μ m CMOS	0.18- μ m CMOS	0.18- μ m CMOS	0.18- μ m CMOS
V _{in}	3.3 V	3.3 V	1 V	1.8 V	3.3 V
V _{out}	4.5 V@30 mA	16 V@7 mA	3 V ~ 6 V	5 V ~ 6 V	11.3 V@3 mA
Output Current	1 ~ 30 mA	0.1 ~ 7 mA	0.03 ~ 0.24 mA	0.2 ~ 0.4 mA	0.5 ~ 3.5 mA
Switching Frequency	400 kHz ~ 600 kHz	6.67 MHz	10 kHz ~ 20 MHz	100 MHz	7 MHz ~ 50 MHz
Flying Cap	SMD Ext. 2 μ F + 330 nF $\times$ 2	SMD Ext. 1 μ F $\times$ 2 + 100 nF + 220 nF	MIMCAP + MOSCAP	MIMCAP	MIMCAP Integrated 400 pF
Peak Efficiency	70% ~ 75%	70%	48% ~ 58%	46% ~ 56%	69%
Output Ripple (Relative to the output voltage)	0.75% (with 2000-nF load capacitor)	1% (with 100-nF load capacitor)	1.3% @ 3 V, 0.6% @ 6 V	n/A	2.6% (with 0.1-nF load capacitor)

B. Residual Voltage and Charge Mismatch

The stimulus current is programmed by the 3-bit current DAC. The size of LSB of the 3-bit current DAC is set to 500 μ A. Fig. 13(a) shows an oscilloscope capture of the residual voltage on the 100-nF Teflon capacitor at 2-mA stimulus current. The electrodes are both short-circuited to the ground once every 10 cycles of the biphasic stimulation for the purpose of precise measurement. The accumulated residual voltage at the end of the 10th biphasic stimulation under the fixed power supply is 187.8 mV. It means that the injected charge in one-cycle biphasic stimulation is $2000 \mu\text{A} \times 160 \mu\text{s} = 320 \text{ nC}$, and results in charge error of $187.8 \text{ mV} \times 100 \text{ nF} = 1.88 \text{ nC}$. Thus, the charge mismatch is $1.88 \text{ nC} / 320 \text{ nC} = 0.58\%$. Fig. 13(b) compares the residual voltage on the loading capacitor C_{DL} and the charge mismatch vs. the loading resistance between the fixed and the adaptive mechanisms. The performance of charge balance degrades slightly under the adaptive power supply. The maximal accumulated residual voltage in one-cycle biphasic stimulation is $\sim 25 \text{ mV}$. In [9], an additional reduction of the residual charge at least $1/180$ can be achieved by following the biphasic stimulation with shorting operation. The residual average dc current is the residual charge after shorting operation and divided by the pulse interval, which is calculated as $2.5 \text{ nC} / 180 / 1 \text{ ms} = 14 \text{ nA}$.

C. Performance Comparison with Prior Works

Table II summarizes the performances of the proposed stimulator relative to the prior works. The experimental results show

that the new proposed dynamic power supply technique employed on a multi-channel CCS can greatly improve the power efficiency of stimulator. The silicon area of the 12V-tolerant stimulator with adaptive regulated charge pump, realized in a 0.18- μ m 1.8-V/3.3-V CMOS process, is 3.5 mm². Table III summarizes the key specifications of the proposed charge pump relative to the existing charge pumps. The proposed regulated charge pump, without any external components, can achieve an output current of up to 3.5 mA. The peak power efficiency of charge pump is 69%.

D. Animal Test

Animal trials have been performed, and all experimental procedures have been reviewed and approved by the Department of Mechanical Engineering College of Engineering of National Taiwan University, Taiwan. Fig. 14(a) shows the guinea-pig with the electrodes for detection and stimulation, and Fig. 14(b) shows the measurement setup for animal test [23], [24]. The stimulus current of the pulse train with ± 1.5 -mA amplitude, 100- μ s pulse width, 40-ms period, and 1-s duration is used to elicit the corresponding neural response of the guinea-pig. Fig. 15 shows the measured ABR (auditory brainstem evoked response) result. The stimulus driver can successfully elicit the corresponding neural response with the waveform transition marked as I ~ V in Fig. 15.

Based on the experiment results, the functionalities of the proposed stimulator have been successfully verified.




Fig. 14. (a) The guinea-pig with electrodes for detection and stimulation. (b) Measurement setup for animal test [23].




Fig. 15. The measured ABR (auditory brainstem evoked response) result.

V. CONCLUSION

A 16-channel 12V-tolerant stimulator has been designed and successfully verified in a 0.18- μm 1.8-V/3.3-V CMOS process. It can be fully integrated with the microcontroller or the biomedical signal processor into an SoC chip fabricated in a low-voltage CMOS technology. The experimental results have shown that the proposed new digitally dynamic power supply technique for multi-channel CCS can greatly improve the power efficiency. The charge mismatch is less than 0.8%, and the residual dc current is less than 14 nA with shorting operation. The reliability measurement of up to hundreds of millions biphasic stimulus cycles in 30 days has been done. It has been successfully verified that the proposed high-voltage-tolerant stimulator is robust, and the performance of charge balance does not degrade.

REFERENCES

- [1] C.-Y. Lin, W.-L. Chen, and M.-D. Ker, "Implantable stimulator for epileptic seizure suppression with loading impedance adaptability," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 2, pp. 196–203, Apr. 2013.
- [2] E. Noorsal *et al.*, "A neural stimulator frontend with high-voltage compliance and programmable pulse shape for epiretinal implants," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 244–255, Jan. 2012.
- [3] X. Liu, Z. Zong, D. Jiang, B. Bougaila, N. Donaldson, and A. Demos-thenous, "Advances in scalable implantable systems for neurostimulation using networked ASICs," *IEEE Design Test*, vol. 33, no. 4, pp. 8–23, Aug. 2016.

- [4] S. K. Kelly and J. L. Wyatt, "A power-efficient neural tissue stimulator with energy recovery," *IEEE Trans. Biomed. Circuits Syst.*, vol. 5, no. 1, pp. 20–29, Feb. 2011.
- [5] D. R. Merrill, M. Bikson, and J. G. Jefferys, "Electrical stimulation of excitable tissue: Design of efficacious and safe protocols," *J. Neurosci. Methods*, vol. 141, no. 2, pp. 171–198, Feb. 2005.
- [6] C.-Y. Lin and M.-D. Ker, "Overview of on-chip stimulator designs for biomedical applications," *J. Neurosci. Neuroeng.*, vol. 1, no. 2, pp. 204–212, Dec. 2012.
- [7] M.-D. Ker, C. Y. Lin, and W. L. Chen, "Stimulus driver for epilepsy seizure suppression with adaptive loading impedance," *J. Neural Eng.*, vol. 8, no. 6, Dec. 2011, Art. no. 066008.
- [8] W.-M. Chen *et al.*, "A fully integrated 8-channel closed-loop neural-prosthetic CMOS SoC for real-time epileptic seizure control," *IEEE J. Solid-State Circuits*, vol. 49, no. 1, pp. 232–247, Jan. 2014.
- [9] Z. Luo and M.-D. Ker, "A high-voltage-tolerant and precise charge-balanced neuro-stimulator in low voltage CMOS process," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 6, pp. 1087–1099, Dec. 2016.
- [10] H.-M. Lee, H. Park, and M. Ghovanloo, "A power-efficient wireless system with adaptive supply control for deep brain stimulation," *IEEE J. Solid-State Circuits*, vol. 48, no. 9, pp. 2203–2206, Sep. 2013.
- [11] S. Arfin and R. Sarpeshkar, "An energy-efficient, adiabatic electrode stimulator with inductive energy recycling and feedback current regulation," *IEEE Trans. Biomed. Circuits Syst.*, vol. 6, no. 1, pp. 1–13, Feb. 2012.
- [12] I. Williams and T. Constantinou, "An energy-efficient dynamic voltage scaling neural stimulator for a proprioceptive prosthesis," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 2, pp. 129–139, Apr. 2013.
- [13] U. Çilingiroğlu and S. İpek, "A zero-voltage switching technique for minimizing the current-source power of implanted stimulators," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 4, pp. 469–479, Aug. 2013.
- [14] C.-Y. Lin, Y.-J. Li, and M.-D. Ker, "Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18- μm CMOS process," *Analog Integr. Circuits Signal Process.*, vol. 79, no. 2, pp. 219–226, Mar. 2014.
- [15] M. Monge *et al.*, "A fully intraocular high-density self-calibrating epiretinal prosthesis," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 6, pp. 747–760, Dec. 2013.
- [16] M.-D. Ker and P.-Y. Chiu, "Design of $2 \times$ VDD-tolerant I/O buffer with PVT compensation realized by only $1 \times$ VDD thin-oxide devices," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 10, pp. 2549–2560, Oct. 2013.
- [17] B. Serneels, T. Piessens, and W. Dehaene, "A high-voltage output driver in a 2.5-V 0.25- μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 576–583, Mar. 2005.
- [18] B. Serneels, M. Steyaert, and W. Dehaene, "A 237mW aDSL2+CO line driver in standard 1.2 V 0.13 μm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2007, pp. 524–526.
- [19] B. Serneels, E. Geukens, B. De Muer, and T. Piessens, "A 1.5W 10V-output class-D amplifier using a boosted supply from a single 3.3 V input in standard 1.8 V/3.3 V 0.18 μm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2012, pp. 94–96.
- [20] Y. Ismail, H. Lee, S. Pamarti, and C.-K. K. Yang, "A 34 V charge pump in 65nm bulk CMOS technology," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2014, pp. 408–410.
- [21] J.-Y. Lee, S. E. Kim, S.-J. Song, J.-K. Kim, S. Kim, and H.-J. Yoo, "A regulated charge pump with small ripple voltage and fast start-up," *IEEE J. Solid-State Circuits*, vol. 41, no. 2, pp. 425–432, Feb. 2006.
- [22] J.-Y. Kim, Y.-H. Jun, and B.-S. Kong, "CMOS charge pump with transfer blocking technique for no reversion loss and relaxed clock timing restriction," *IEEE Trans. Circuits Syst. II*, vol. 56, no. 1, pp. 11–15, Jan. 2009.
- [23] S. Gallego, E. Truy, A. Morgon, and L. Collet, "EABRs and surface potentials with a transcutaneous multielectrode cochlear implant," *Acta Otolaryngologica*, vol. 117, no. 2, pp. 164–168, Mar. 1997.
- [24] M. Polka *et al.*, "Evaluation of hearing and auditory nerve function by combining ABR, DPOAE and eABR tests into a single recording session," *J. Neurosci. Methods*, vol. 134, no. 2, pp. 141–149, Apr. 2004.
- [25] R. Karadi and G. V. Pique, "3-phase 6/1 switched-capacitor DC-DC boost converter providing 16 V at 7 mA and 70.3% efficiency in 1.1 mm²," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2014, pp. 92–94.
- [26] J.-H. Tsai *et al.*, "A 1 V input, 3 V-to-6 V output, 58%-efficient integrated charge pump with a hybrid topology for area reduction and an improved efficiency by using parasitics," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, pp. 2533–2548, Nov. 2015.
- [27] R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, "Power efficient charge pump in deep submicron standard CMOS technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1068–1071, Jun. 2003.



Zhicong Luo (S'15) received the B.S. and M.E. degrees in electrical engineering from the College of Physic and Information Engineering, Fuzhou University, Fuzhou, China, in 2006 and 2009, respectively. He is currently working toward the Ph.D. degree in the analog circuit design for biomedical applications at the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan. He has been a Lecturer in the College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University, Fuzhou, since 2010.



Tzu-Yi Yang received the B.S. degree from the Department of Electronics Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan, in 2013, and the M.S. degree from the Institute of Electronics, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 2015. His major research in NCTU is analog circuit design for biomedical applications.



Ming-Dou Ker (F'08) received the Ph.D. degree from the Institute of Electronics, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He ever worked as the Department Manager with the VLSI Design Division, Industrial Technology Research Institute, Hsinchu, Taiwan. Since 2004, he has been a Full Professor in the Department of Electronics Engineering and Institute of Electronics, NCTU. During 2008–2011, he was rotated to be the Vice President of I-Shou University, Kaohsiung, Taiwan. During 2012–2015, he served as the Dean of College

of Photonics, NCTU, Tainan Campus. He ever served as the Executive Director of National Science and Technology Program on System-on-Chip, Taiwan, during 2010–2011, and the Executive Director of National Science and Technology Program on Nano Technology, Taiwan, during 2011–2015. He is currently the Distinguished Professor, Institute of Electronics, NCTU. Since 2011, he has also served as the Director of the Biomedical Electronics Translational Research Center, NCTU, working on the projects of biomedical electronics translational research works. He has published more than 500 technical papers in international journals and conferences. He has proposed many solutions to improve the reliability and quality of microelectronic circuits and systems, which have been granted with 226 U.S. patents and 208 Taiwan patents.

He has served as a member of the Technical Program Committee and the Session Chair of numerous international conferences for many years. He ever served as the Associate Editor for the IEEE TRANSACTIONS ON VLSI SYSTEMS, 2006–2007. He was selected as the Distinguished Lecturer in the IEEE Circuits and Systems Society (2006–2007) and in the IEEE Electron Devices Society (2008–2015). He was the Founding President of Taiwan ESD Association. Currently, he is the Editor of IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY.



Wan-Hsueh Cheng received the B.S. and M.S. degrees in electrical engineering from the Institute of Electronics, National Chiao-Tung University (NCTU), Hsinchu, Taiwan, in 2013 and 2015, respectively. His study in NCTU is with analog circuit design for biomedical applications.