# System-Level ESD Protection for Automotive Electronics by Co-Design of TVS and CAN Transceiver Chips

Che-Hao Chuang and Ming-Dou Ker, Fellow, IEEE

Abstract—This paper proposed a co-packaged methodology using transient voltage suppressor (TVS) chips and a controller area network (CAN) bus transceiver to ensure IEC 61000-4-2 system-level ESD protection. The design methodology is verified in a high-voltage silicon-on-insulator process for CAN transceiver chip and an  $0.8-\mu m$  bipolar process for TVS chips. The I-V curves of the TVS and CAN transceiver chip are evaluated by the transmission line pulsing system with the pulse width of 100 ns. The breakdown voltage of the bi-directional TVS chips and CAN transceiver chip are higher than  $\pm 80$  V compared with the  $\pm 70$  V fault voltage tolerance requirement. The clamping voltage of the TVS device is lower than  $\pm 130$  V to discharge ESD current before the CAN transceiver chip breakdown for effective ESD protection. The design target of parasitic inductance by bonding wires is calculated to meet the clamping voltage requirement. The CAN bus transceiver IC with TVS chips co-packaged has been evaluated to pass the IEC61000-4-2 contact ±15-kV stress without any hardware damages and latch-up issues.

*Index Terms*—Controller area network (CAN), ESD, transient voltage suppressor (TVS).

### I. INTRODUCTION

INTELLIGENT vehicle systems have been used in automotive electronics for achieving car safety and communications between vehicle and sensors. The intelligent vehicle system with intelligent sensing and control algorithms can enhance driving safety by using collision warning and partially controlling the vehicle [1]–[4]. Due to the higher safety and reliability requirements for automotive applications, a reliable in-vehicle network with fault tolerance and high-speed is necessary for intelligent vehicle systems.

The controller area network (CAN) is a robust protocol used in the on-board diagnostics (OBD)-II vehicle diagnostics standard for connecting electronic control units (ECU) [5], [6].

Manuscript received June 22, 2017; revised July 26, 2017; accepted August 7, 2017. Date of publication August 9, 2017; date of current version September 1, 2017. This work was supported by the Ministry of Science and Technology (MOST), Taiwan, under Contract MOST 106-2622-8-009-007-TE1. (*Corresponding author: Ming-Dou Ker.*)

C.-H. Chuang is with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, and also with the Department of Research and Development, Amazing Microelectronic Corporation, Hsinchu 300, Taiwan.

M.-D. Ker is with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan, and also with the Department of Electronics, I-Shou University, Kaohsiung 840, Taiwan (e-mail: mdker@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TDMR.2017.2737943



Fig. 1. System architecture of the CAN bus interface.



Fig. 2. CAN bus signal levels for the CANH and CANL at the recessive and dominant states.

The CAN bus is designed to operate at speeds ranging from 20 kb/s to 1 Mb/s. The connection of the CAN bus interface is shown in Fig. 1. As can be seen, the CAN transceiver is connected to the bus CANH and CANL. The CAN bus signal levels for CANH and CANL are shown in Fig. 2 and the signal range is described in Table I [7], [8]. When the bus is idle, CANH and CANL are biased to 2.5 V $\pm$ 0.5 V, which is called the recessive state. When the bus is active as the socalled dominant state, CANH is typically biased to 3.5 V, and CANL is typically biased to 1.5 V. The differential signaling of CAN protocol can bring about its high noise immunity and fault tolerance against a wide range of communication errors. To provide high robustness of fault voltage tolerance at CANH and CANL, the CAN transceiver physical layer must be able to sustain high voltage to avoid damage resulting from over voltage stress [9].

Ensuring system-level ESD protection for automotive electronics is absolutely necessary to ensure reliability and

1530-4388 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

TABLE I THE LOGIC THRESHOLD VOLTAGE RANGE OF THE CAN BUS SIGNAL FOR THE CANH AND CANL AT THE RECESSIVE AND DOMINANT STATES

CAN Bus Line State	Signal	Minimum Voltage	Typical Voltage	Maximum Voltage
Dominant	CANH	2.75 V	3.5 V	4.5 V
	CANL	0.5 V	1.5 V	2.25 V
Recessive	CANH	2.0 V	2.5 V	3.0 V
	CANL	2.0 V	2.5 V	3.0 V

safety [10]–[13]. The CAN bus must have the ESD protection solutions on CANH and CANL to withstand IEC61000-4-2 direct pin injection stress [14]. Due to the latch-up issue and fault voltage tolerance considerations, the high-voltage siliconon-insulator (SOI) process is necessary in designing the CAN transceiver IC [10]. On-chip system-level ESD protection is not suitable for sustaining high-energy transients, because a large silicon area is needed to increase the chip cost. In general, the off-chip TVS arrays are the best choice if the interface IC cannot provide the sufficient protection capability [15]. The system-level ESD robustness depends on the PCB trace layout and the clamping voltage of the off-chip TVS devices [16]. To obtain the best system-level ESD performance, the right TVS devices must be chosen, and the appropriate PCB layout guidelines should be followed. However, this may waste more PCB area and result in greater time spent for more R&D development.

In the current work, the co-packaging of the CAN transceiver IC and TVS chips for system-level ESD protection is proposed. The advantage of the co-packaged protection scheme is that system designers do not have to consider the TVS device specification and the PCB layout for ESD protection [17]. The direct pin injection system-level ESD robustness depends on the CAN transceiver IC itself. Moreover, the PCB space will be more compact by co-packaging the CAN transceiver IC and TVS chips. The proposed CAN bus transceiver IC with TVS chip integration has been evaluated to pass IEC 61000-4-2 contact discharge (class B) of  $\pm 15$  kV in real-time data transmissions without hardware damage and latch-up issue, with suitable analysis of the parasitic inductances by bonding wires.

## II. DESIGN CONSIDERATIONS OF THE CO-PACKAGED CAN TRANSCEIVER IC AND TVS CHIPS

### A. Proposed CAN Transceiver Design

The design scheme of the proposed co-packaged TVS chips and CAN bus transceiver is shown in Fig. 3. In terms of the fault voltage tolerance requirement, the HVNMOS and HVPMOS can tolerate 70 V at drain side. The 5V NMOS and PMOS are controlled by digital logical circuits to provide the driving current during dominant state and turn-off during recessive state. The on-chip ESD protection devices can basically provide a human-body-model (HBM) [18], machinemodel (MM) [19], and charged-device-model (CDM) [20] ESD protection, which are realized by the bi-directional high-voltage PNP in the SOI process to sustain the 70 V fault voltage tolerance. Additional bi-directional TVS chips



Fig. 3. Design scheme of the proposed co-packaged TVS chips and CAN bus transceiver.



Fig. 4. Cross-sectional view of the proposed TVS device for CAN bus protection.

are co-packaged with the transceiver in the same package. The parasitic inductances are caused by the bonding wire to achieve the connection between the transceiver chip and TVS chips.

### B. Proposed TVS Design

The proposed TVS is realized by a bi-directional highvoltage PNP in an 0.8- $\mu$ m bipolar process. The cross-sectional view of the TVS device is shown in Fig. 4. As can be seen, the PNP device has symmetric I-V characteristics for positive or negative voltage stresses because of the symmetric junction of the N-epi and P-well. The trigger-on voltage of the TVS device must be higher than 70 V to meet the fault voltage tolerance requirement. To protect the CAN transceiver under system-level ESD stress, the trigger-on voltage (V<sub>t</sub>) and clamping voltage (V<sub>Clamp</sub>) of the TVS device must be lower than the breakdown voltage of the HVNMOS and HVPMOS in the transceiver. The design window of the TVS device is shown in Fig. 5.



Fig. 5. ESD design window and I-V curve of the TVS device for the proposed CAN bus transceiver IC.



Fig. 6. Proposed protection scheme for the CAN bus with the co-packaged transceiver IC and TVS chips.

### C. Co-Packaged CAN Transceiver and TVS

The proposed protection co-packaged scheme for the CAN bus with the transceiver IC and TVS chips is shown in Fig. 6. As can be seen, CANH and CANL pins are connected to CAN bus interface in the system. The TVS chips for system-level ESD protection are applied to these two pins to ensure safety and reliability. The CANH and CANL pins are bonded to the CANH\_TVS and CANL\_TVS on the TVS chips, respectively. Meanwhile, the CANH\_internal and CANL\_internal in the CAN transceiver chip are bonded to the CANH\_TVS and CANL\_TVS on the TVS chips, respectively. The parasitic inductances are caused by the bonding wire for the connection of the transceiver chip and TVS chips. To maximize the ESD protection capability, a GND pin is directly bonded to GND TVS on the TVS chips. This is also ideal in minimizing the impedance of the ESD current discharging path through the TVS chips. However, the pin assignment of this package is already fixed for the system design. The GND pin is at the left-hand side and the TVS chips are at the right-hand side. The GND\_TVS in the TVS chips and GND pin have to be bounded to the GND\_Tx in the CAN transceiver chip. Therefore, the parasitic inductances L<sub>1</sub>, L<sub>2</sub>, L<sub>5</sub>, and L<sub>6</sub> by the bonding wires should be calculated in designing the V<sub>Clamp</sub> of the TVS device.



Fig. 7. Proposed whole chip of the co-packaged TVS chips and CAN bus transceiver IC. The TVS is a bi-directional high-voltage PNP device.

The whole chip of the co-packaged TVS chips and CAN bus transceiver IC is shown in Fig. 7. The layout area of one TVS chip is 1200  $\mu$ m × 500  $\mu$ m which can sustain higher than  $\pm$ 30 kV IEC61000-4-2 direct pin injection ESD stress. Two TVS chips are co-packaged in the IC to protect the CANH and CANL pins. The layout area of one on-chip ESD protection embedded in the CAN transceiver chip is 230  $\mu$ m × 220  $\mu$ m which can sustain  $\pm$ 8 kV HBM and  $\pm$ 800 V MM ESD stress. The L<sub>1</sub> to L<sub>6</sub> are the parasitic inductances by bonding wires for connection. The design consideration for the parasitic inductances is described in next section.

### III. CO-DESIGN WITH TVS AND CAN BUS TRANSCEIVER

# A. Evaluation of the TVS Device and On-Chip ESD Design

The DC I-V curves at 25°C and 125°C of the proposed TVS device have been evaluated by B2902A, as shown in Fig. 8. The leakage current at 60 V is around 1e-8 A at 25°C and 1e-7 A at 125°C. The breakdown voltage is around 80 V, which is suitable for 70 V fault voltage tolerance requirement of the CAN bus transceiver.

The parasitic capacitance of the proposed TVS device is around 11 pF, as evaluated by E4980A. The capacitance is lower than the 20 pF of the CAN bus transceiver requirement with 1 Mbit/s bit rate [7].

The secondary breakdown I-V curve of the TVS device and CAN transceiver chip with on-chip ESD protection design have been evaluated by Transmission-Line-Pulsing (TLP) system with the pulse width of 100 ns and the rise time of <1ns [21], [22], as shown in Fig. 9. The V<sub>t</sub> of the



Fig. 8. DC measured I-V curves of the TVS device at 25°C and 125°C.



Fig. 9. TLP measured I-V curves of the TVS device and CAN transceiver without co-packaged TVS chips.

TVS device is  $\pm 85$  V, which is higher than the fault voltage tolerance of  $\pm 70$  V. There is no snapback phenomenon observed for the bi-directional PNP TVS device for latch-up free. The TVS device under TLP measurement can obtain a TLP current of up to 20 A without any obvious increase in the leakage current. According to the TLP I-V curve, the turned-on resistance (Ron) of the bi-directional PNP device is 1.0 ohm in the holding region. The Vt of the on-chip ESD protection device is  $\pm 90$  V. The secondary breakdown is observed at 130 V for the CANL under positive stress and CANH under negative stress, which are the breakdown voltages of HVNMOS and HVPMOS, indicated in Fig. 3, respectively. The HVNMOS and HVPMOS are damaged by ESD stress after breakdown at 130 V. For negative stress at CANL and positive stress at CANH, the secondary breakdown occurred after the breakdown voltage of the HV diode plus HVNMOS and HVPMOS, respectively, which is much higher than 130 V. Therefore, the V<sub>Clamp</sub> of TVS device has to be lower than  $\pm 130$  V to protect the CAN transceiver chip. From the evaluation result, the proposed TVS device is suitable for system-level ESD protection in the co-packaged CAN bus transceiver IC.



Fig. 10. Current discharge path of the proposed co-packaged TVS chips and CAN bus transceiver IC (a) CANH under negative ESD gun contact stress and (b) CANL under positive ESD gun contact stress.

(b)

GND

### B. Calculation of the Parasitic Inductances

GND\_TVS

The parasitic inductance is high for the ESD current due to the fast transience of the ESD pulse. For the co-design with TVS chips and CAN transceiver chip, the parasitic inductances by bonding wires must be considered to meet the design window for ESD protection. The current discharge paths of CANH under negative ESD gun contact stress and CANL under positive ESD gun contact stress with co-packaged TVS chips are shown in Fig. 10.

For the ESD protection of CANH under negative ESD gun contact stress in Fig. 10(a), the TVS has to discharge ESD current before the breakdown of Tx ( $V_{BD_TX}$ ) occurs. The clamping voltage can be calculated as

$$I_1 * \omega L_1 + V_{\text{TVS}} = V_{\text{CANH}_{\text{TVS}}} = V_{\text{CANH}_{\text{Internal}}} + I_2 * \omega L_2$$
(1)

$$V_{\text{CANH}_{\text{Internal}}} < I_3 * \omega(L_3 + L_4) + V_{\text{BD}_{\text{TX}}}$$
(2)

To sustain 8 kV ESD robustness of IEC61000-4-2, the ESD current must be 16 A [21]. From the TLP I-V curves in Fig. 9, the values in the formula are shown below

$$V_{\text{TVS}} = 105 \text{V} \text{ at } I_1 = 16 \text{A}$$
 (3)

$$I_2 = I_{t2} \text{ of CANH_NS} = 5A \tag{4}$$

$$V_{BD_{TX}} = V_{t2} \text{ of CANH_NS} = 130V$$
(5)

Given that  $I_3$  before the breakdown of Tx is very small to be ignored, the design target of parasitic inductances for ESD protection of CANH under negative ESD gun contact stress can be predicted as

$$16A^*\omega L_1 + 105V < 130V + 5A^*\omega L_2 \tag{6}$$

$$16\omega L_1 - 5\omega L_2 < 25V$$
 (7)

For the ESD protection of CANL under positive ESD gun contact stress in Fig. 10(b), the same method of analysis to calculate is given below

$$V_{TVS} + I_5 * \omega L_5 = V_{CANL_TVS} = I_6 * \omega L_6 + V_{CANL_Internal}$$
(8)

$$V_{CANL_{Internal}} < V_{BD_{TX}}(I_4 \text{ is very small to be ignored})$$
(9)

To sustain 8 kV ESD robustness of IEC61000-4-2, the ESD current must be 16 A. From TLP I-V curves in Fig. 9, the values in the formula are shown below

$$V_{\rm TVS} = 105 V \text{ at } I_5 = 16 A$$
 (10)

$$I_6 = I_{t2} \text{ of CANL}_{PS} = 5A \tag{11}$$

$$V_{BD TX} = V_{t2} \text{ of } CANL_{PS} = 130V$$
(12)

The design target of the parasitic inductances for ESD protection of CANL under positive ESD gun contact stress can be predicted as below

$$105V + 16A^*\omega L_5 < 5A^*\omega L_6 + 130V \tag{13}$$

$$16\omega L_5 - 5\omega L_6 < 25V$$
 (14)

In this CAN bus transceiver IC, the gold wire with diameter of 25  $\mu$ m is used for the bonding wire. The parasitic inductance of this wire is 0.69 nH per millimeter [23]. Therefore, L<sub>1</sub>, L<sub>2</sub>, L<sub>5</sub>, and L<sub>6</sub> in this work are 0.534, 0.445, 0.825, and 0.564 nH, respectively. Therefore, the values in the formulas (7) and (14) are shown below

$$16\omega L_1 - 5\omega L_2 = 0.41V \tag{15}$$

$$16\omega L_5 - 5\omega L_6 = 0.68V \tag{16}$$

From the above analysis, the co-design with TVS chips and CAN transceiver chip can provide effective ESD protection in the CAN bus transceiver IC.



Fig. 11. Voltage waveforms of the signals at CANH and CANL during normal circuit operation.



Fig. 12. System-level ESD testing setup for the co-packaged CAN bus transceiver IC with TVS chips.

# IV. SYSTEM VERIFICATION FOR CAN BUS TRANSCEIVER IC

For the function verification of the CAN bus transceiver IC, the voltage waveforms of the signals at CANH and CANL are shown in Fig. 11. When a logic high signal is biased at RXD, the CAN bus is in the recessive state. CANH and CANL are biased at 2.5 V. When a logic low signal is biased at RXD, the CAN bus is in the dominant state; CANH is typically biased to 3.5 V and CANL is typically biased to 1.5 V. Hence, the integrated TVS will not be triggered to cause function error during normal circuit operation.

The testing setup for the system verification of the CAN bus transceiver under ESD stress is shown in Fig. 12. The TVS chips are co-packaged in the IC to protect the CANH and CANL pins under system-level ESD stress. The function generator generated signals on RXD for real-time data transmissions. The waveforms of the signal at the CAN bus lines CANH and CANL are observed by using an oscilloscope. In the ESD contact discharge test, the CANH and CANL pins will be zapped to evaluate the direct pin injection protection capability of the CAN bus transceiver with TVS integration in the data flow condition. The waveforms of the signals at the CANH and CANL pins under 8 kV of IEC 61000-4-2 contact discharge at CANL are shown in Fig. 13. When the ESD stress



Fig. 13. Voltage waveforms of signals at CANH and CANL during IEC61000-4-2 ESD test of 8 kV at CANL.

TABLE II Comparison of the ESD Results of the CAN Bus Transceiver IC With and Without Co-Packaged TVS Chips

Item	CANL to GND	CANH to GND
CAN Bus Transceiver without co-packaged TVS chips	±3 kV pass, ±4 kV fail	±2 kV pass, ±3 kV fail
CAN Bus Transceiver with co-packaged TVS chips	±15 kV pass	$\pm 15 \text{ kV}$ pass

TABLE III THE ELECTRICAL CHARACTERISTICS OF THE PROPOSED CO-PACKAGED CAN BUS TRANSCEIVER IC WITH TVS CHIPS

IEC61000-4-2 ESD Level at CANH and CANL (Air / Contact Discharge)	HBM at all Pins	Fault Voltage Tolerance at CANH and CANL
±15 kV	±8 kV	$\pm 70 \text{ V}$

occurs at 0 ms, the TVS is turned-on to discharge ESD current, and the signal will be out of the voltage range of normal circuit operation. After 0.22 ms, the voltage level will be autorecovered to 2.5 V $\pm$ 1 V without any manual reset or hardware damage, and the real-time data flow will not be stopped. The CAN bus transceiver IC with TVS chips integration has been verified to have no hardware damage and latch-up issue after performing the system-level ESD test. To sum up, the proposed co-packaged CAN bus transceiver IC with TVS chips has been verified to pass IEC 61000-4-2  $\pm$ 15 kV contact discharge (class B, system can be auto-recovered after ESD stress) in real-time data transmissions. The proposed co-work design methodology to co-package TVS chips in the CAN bus transceiver is both reliable and safe to use for automotive application.

The co-packaged CAN bus transceiver IC with TVS chips has been proposed in this work. The CAN transceiver chip was fabricated via a 0.5- $\mu$ m high-voltage SOI process. The TVS chip was fabricated in an 0.8- $\mu$ m bipolar process for system-level IEC 61000-4-2 ESD protection. The verification results for this CAN bus transceiver IC with and without TVS chips co-packaged are summarized in Table II. The systemlevel IEC 61000-4-2 ESD of the CAN bus transceiver without TVS chips co-packaged is only  $\pm 2$  kV. The proposed CAN bus transceiver chip and TVS chips co-design can sustain  $\pm 15$  kV system-level IEC 61000-4-2 ESD. The electrical characteristics of the proposed design are summarized in Table III. In this work, the high IEC61000-4-2 ESD level, on-chip HBM ESD level, and fault voltage tolerance is proposed to ensure high reliability and safety in automotive application.

### V. CONCLUSION

As more and more cars are equipped with radars and sensors for intelligent vehicle systems, the CAN bus transceiver must be more reliable and robust against ESD event and must have fault voltage tolerance to ensure safety. Recently, direct pin injection of ESD stress at I/O ports has become a more stringent test to emulate ESD, CDE, or EOS events in field applications. The co-packaged TVS chips and CAN bus transceiver IC proposed in this work can sustain huge ESD energy. With suitable analysis on the parasitic inductances by bonding wires, the design target on the clamping voltage of the TVS device can be calculated. The breakdown voltage of the TVS device must be designed so that it is higher than  $\pm 70$  V with fault voltage tolerance consideration. The CAN bus transceiver IC with TVS chip integration has been verified to pass IEC 61000-4-2 contact discharge (class B) of  $\pm 15$ kV in real-time data transmissions without hardware damage and latch-up issues. The analysis methodology for the proposed co-design with TVS chips and transceiver chip in CAN bus applications has been successfully verified against system-level ESD stress.

### ACKNOWLEDGMENT

The authors would like to thank Dr. Ryan Hsin-Chin Jiang and Mr. Tang-Kui Tseng of Amazing Microelectronic Corp. for their valuable technical discussion.

#### REFERENCES

- K. C. Lee, M. H. Kim, S. Lee, and H. H. Lee, "IEEE-1451-based smart module for in-vehicle networking systems of intelligent vehicles," *IEEE Trans. Ind. Electron.*, vol. 51, no. 6, pp. 1150–1158, Dec. 2004.
- [2] F. Baronti *et al.*, "Design and verification of hardware building blocks for high-speed and fault-tolerant in-vehicle networks," *IEEE Trans. Ind. Electron.*, vol. 58, no. 3, pp. 792–801, Mar. 2011.
- [3] H. Takahashi, D. Ukishima, K. Kawamoto, and K. Hirota, "A study on predicting hazard factors for safe driving," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 781–789, Apr. 2007.
- [4] J. C. McCall and M. M. Trivedi, "Video-based lane estimation and tracking for driver assistance: Survey, system, and evaluation," *IEEE Trans. Intell. Transp. Syst.*, vol. 7, no. 1, pp. 20–37, Mar. 2006.
- [5] CAN Specification Version 2.0, Robert Bosch GmbH, Stuttgart, Germany, Sep. 1991.
- [6] M. Short and M. J. Pont, "Fault-tolerant time-triggered communication using CAN," *IEEE Trans. Ind. Informat.*, vol. 3, no. 2, pp. 131–142, May 2007.
- [7] Road Vehicles—Controller Area Network (CAN)—Part 2: High-Speed Medium Access Unit, ISO Standard-11898-2, 2003.
- [8] Road Vehicles—Controller Area Network (CAN)—Part 3: Low-Speed, Fault-Tolerant, Medium-Dependent Interface, ISO Standard-11898-3, 2006.
- [9] W.-Y. Hsu et al., "A high-reliable self-isolation current-mode transmitter (CM-Tx) design for +/-60V automotive interface with bulk-BCD technology," in *Proc. EOS/ESD Symp.*, Tucson, AZ, USA, 2014, pp. 1–5.

- [10] Y. Xi, J. A. Salcedob, Y. Zhou, J. J. Liou, and J.-J. Hajjar, "Design and characterization of ESD solutions with EMC robustness for automotive applications," *Microelectron. Rel.*, vol. 55, no. 11, pp. 2236–2246, 2015.
- [11] A. A. Salman, F. Farbiz, A. Concannon, H. Edwards, and G. Boselli, "Improved inductive-system-level IEC ESD performance for automotive applications using mutual ballasted ESD protection technique," *Microelectron. Rel.*, vol. 57, pp. 47–52, Feb. 2016.
  [12] T. Brodbeck, W. Stadler, C. Baumann, K. Esmark, and K. Domanski,
- [12] T. Brodbeck, W. Stadler, C. Baumann, K. Esmark, and K. Domanski, "Triggering of transient latch-up by system-level ESD," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 4, pp. 509–515, Dec. 2011.
- [13] M. Diatta *et al.*, "Understanding the failure mechanisms of protection diodes during system level ESD: Toward repetitive stresses robustness," *IEEE Trans. Electron Devices*, vol. 59, no. 1, pp. 108–113, Jan. 2012.
- [14] EMC—Part 4-2: Testing and Measurement Techniques—Electrostatic Discharge Immunity Test, IEC International Standard 61000-4-2, 2008.
- [15] R. Chundru et al., "An evaluation of TVS devices for ESD protection," in Proc. IEEE Int. Electromagn. Compat. Symp., 2011, pp. 62–67.
- [16] C.-H. Chuang and M.-D. Ker, "On-chip transient voltage suppressor integrated with silicon-based transceiver IC for system-level ESD protection," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5615–5621, Oct. 2014.
- [17] A. Gallerano *et al.*, "A design strategy for 8 kV/contact 15 kV/air gap IEC 61000-4-2 robustness without on board suppressors," in *Proc. EOS/ESD Symp.*, Tucson, AZ, USA, 2012, pp. 1–7.
- [18] ESD Association Standard Test Method for Electrostatic Discharge Sensitivity: Human Body Model-Component Level, ESD Standard STM-5.1-2007, 2007.
- [19] ESD Association Standard Test Method for Electrostatic Discharge Sensitivity: Machine Model-Component Level, ESD Standard STM-5.2, 1999.
- [20] ESD Association Standard Test Method for Electrostatic Discharge Sensitivity: Charged Device Model-Component Level, ESD Standard STM-5.3, 1999.
- [21] Effective ESD Protection Design at System Level Using VF-TLP Characterization Methodology, Application Note AN210, Infineon Technol., Neubiberg, Germany, 2012.
- [22] A. Jahanzeb, L. Lou, C. Duvvury, C. Torres, and S. Morrison, "TLP characterization for testing system level ESD performance," in *Proc. EOS/ESD Symp.*, 2010, pp. 1–8.
- [23] *Copper Wire Bonding Datasheet*, Amkor Technol., Chandler, AZ, USA, 2015.



**Che-Hao Chuang** received the B.S. and M.S. degrees from National Chiao Tung University, Hsinchu, Taiwan, in 1999 and 2001, respectively, where he is currently pursuing the Ph.D. degree with the Institute of Electronics.

Since 2006, he has been with Amazing Microelectronic Corporation, Hsinchu, as the Senior Manager for ESD protection design projects. His current research interests include TVS array development for system-level ESD protection, surge protection, and on-chip ESD protection design.



**Ming-Dou Ker** (F'08) received the Ph.D. degree from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He is currently a Distinguished Professor with the Department of Electronics Engineering, NCTU. His current research interests include reliability and quality design for nanoelectronics and gigascale systems, as well as circuits and systems for biomedical applications.

Prof. Ker is currently serving as the Editor for the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY.