# Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18- $\mu$ m CMOS Technology

Chun-Cheng Chen<sup>(b)</sup> and Ming-Dou Ker<sup>(b)</sup>, Fellow, IEEE

Abstract—On-chip decoupling capacitors often formed by varactor or nMOS have been widely used to shunt the power-line noise in integrated-circuit products. Because the N+ cathode of these capacitors is connected to ground, an unexpected latch-up path between I/O pMOS and n-type decoupling capacitors may be accidentally triggered on. In this paper, the non-typical latchup path between I/O pMOS and n-type decoupling capacitors was investigated in 0.18- $\mu$ m 1.8/3.3-V CMOS technology. The measurement results from the silicon chip with split test structures have verified that the n-type decoupling capacitor near the I/O pMOS can cause a high risk of latch-up. Therefore, the layout rules between the decoupling capacitor and I/O devices should be carefully defined to prevent the occurrence of such an unexpected latch-up path.

*Index Terms*—Latch-up, decoupling capacitor, varactor, silicon-controlled rectifier (SCR).

## I. INTRODUCTION

ITH the evolution of CMOS technology, both high-voltage (HV) and low-voltage (LV) devices can be integrated together in a single chip to achieve high functionality and more circuit performance. Due to the integration of HV and LV devices, some non-typical latch-up paths may occur to cause unrecoverable failures [1]-[3]. In CMOS ICs, traditional latch-up path is formed by the parasitic siliconcontrolled rectifier (SCR) structure between power lines of V<sub>DD</sub> and V<sub>SS</sub>. The parasitic SCR may be accidentally triggered on by external glitches to generate a low-impedance path between the power lines [4], [5]. The device cross-sectional view and the equivalent circuit of traditional latch-up path in a p-substrate bulk CMOS technology is shown in Fig. 1. The latch-up equivalent circuit is composed of a vertical p-n-p BJT  $(Q_{PNP})$  coupled with a lateral n-p-n BJT  $(Q_{NPN})$ . The latch-up mechanism of positive feedback regeneration will be initiated when one of the BJTs is turned on [6]. It is difficult

Manuscript received February 15, 2019; revised April 17, 2019; accepted May 10, 2019. Date of publication May 14, 2019; date of current version June 5, 2019. This work was supported in part by the "Center for Neuromodulation Medical Electronics Systems" from the Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education in Taiwan, and in part by the Ministry of Science and Technology (MOST), Taiwan, under Contract of MOST 108-2622-8-009-001-TE1. (*Corresponding author: Ming-Dou Ker.*)

The authors are with the Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan (e-mail: mdker@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TDMR.2019.2916721

(a) (b)

Fig. 1. (a) Device cross-sectional view and (b) equivalent circuit of traditional latch-up structure in a p-substrate bulk CMOS technology.

to block latch-up path thoroughly because a parasitic p-n-p-n path inherently exists in the CMOS technology. To further reduce the probability of latch-up occurrence, there are some advanced technologies those can effectively prevent ICs from latch-up, such as epitaxial substrate [7], retrograde well [8], trench isolation [9], or SOI (silicon on insulator). Even though such advanced techniques are able to make latch-up free, the fabrication cost of CMOS ICs will be obviously increased. Therefore, the common solution of latch-up prevention in the commercial IC products was adopting the guard rings in layout, which surrounded the devices to suppress the occurrence of latch-up event [10], [11].

With the increase on clock frequency for fast computing and the decrease on supply voltage for power saving, IC products have become more sensitive to noise disturbances including power supply noise or switching noise. To reduce power supply noise, on-chip decoupling capacitors are often added into the power distribution networks [12]. One of the common onchip decoupling capacitors used in CMOS ICs is varactor, which can be considered as an NMOS in N-well, as drawn in Fig. 2(a). As compared with the NMOS capacitor realized in a grounded P-well, the electrons in varactor can be easily accumulated in low-voltage bias without generating the inversion layer to get the *C-V* curve as shown in Fig. 2(b), and the capacitance of varactor is similar to NMOS capacitor when the voltage bias is above  $V_T$ .

To utilize this phenomenon, the N+ diffusions drawn in N-well must be grounded. Unfortunately, the N-well with a deep junction depth of  $\sim 2 \,\mu m$  may collect more electrons in the p-type substrate. As reported in [3], the p-n-p-n path from the I/O ESD device (PNP BJT) to the decoupling capacitor of varactor was unexpectedly triggered on to cause latch-up

1530-4388 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 2. (a) The cross-sectional view of varactor and (b) the C-V curve of varactor and NMOS capacitor in the p-substrate bulk CMOS technology.

 TABLE I

 TRIGGER CHARACTERIZATION IN LATCH-UP CURRENT TEST [13]

Latch-Up I-test	Range of Stress	Force Current
Positive I-Test	Ι	< 50 mA
	II	50 to < 100 mA
	III	100 to < 150 mA
	IV	150 to < 200 mA
	V	>= 200 mA
Negative I-Test	Ι	> -50 mA
	II	-50 mA to > -100 mA
	Ш	-100 to > -150 mA
	IV	-150 to > -200 mA
	V	< -200 mA

failure. Therefore, the layout rules on the spacing between the decoupling capacitor and I/O devices should be considered and carefully defined.

To examine the latch-up immunity, methods with positive and negative current tests (I-tests) had been already defined in the Joint Electron Device Engineering Council (JEDEC) standards. The characterization of the trigger current for latch-up I-test specified in JESD78D is listed in Table I [13]. Although the standard JESD78E [14] modified the highest latch-up I-test level back to 100 mA, many companies still improve their IC productions with I-test level of 200 mA against latch-up event for better reliability consideration.

In this work, the latch-up concern between I/O PMOS and varactor with a grounded N-Well was studied and investigated in silicon under different test structures. The layout parameters such as anode-to-cathode spacings and guard-ring width are also verified to seek their impacts on latch-up immunities. Furthermore, the varactor will be replaced with an NMOS capacitor in a grounded P-Well to compare the risk of latch-up. In the experimental measurement, the dc curve tracer (Tek370B) is used to verify the holding voltage ( $V_{hold}$ ) of each latch-up test structure, and more examinations on latch-up immunity are verified by a commercial latch-up tester.

### **II. TEST STRUCTURES**

The device structure and cross-sectional view of I/O PMOS, varactor, and NMOS capacitor are shown in Fig. 3. The devices verified in this paper are implemented in a 0.18- $\mu$ m p-substrate bulk CMOS technology. In this work, the drain of I/O PMOS is treated as an injection pin (I/O) of latch-up I-test to simulate the external interference during the normal circuit



Fig. 3. The cross-sectional view and device structure of I/O PMOS, varactor, and NMOS in a 0.18- $\mu$ m p-substrate bulk CMOS technology.

operation. In the varactor, the source and drain are connected together and tied to ground to be an on-chip decoupling capacitor, therefore the N-well of the varactor is grounded. The test structures with I/O PMOS drawn close to the varactor with a grounded N-well, or to the NMOS capacitor in a grounded P-Well, are prepared to examine such latch-up issue. By changing their layout parameters, the p-n-p-n latch-up path may become sensitive to external overshooting or undershooting noises. Further, to simply the bias control under measurement, the I/O PMOS and NMOS capacitor in the test structures are kept in off state by connecting its gate to source.

#### A. Latch-Up Between I/O PMOS and Varactor

The latch-up immunity in the test structure A, composed of I/O PMOS and the varactor with grounded N-Well, has been studied in this work. The layout test parameters include anode-to-cathode spacings (Spacing), guard ring structures, and guard ring width (GW).

The cross-sectional views of the test structure A with different guard ring surroundings are shown in Figs. 4(a) - 4(e) with the split names of type A-1, A-2, A-3, A-4, and A-5, respectively. Test structure A-1 consists of a pair of an I/O PMOS and a varactor without inserting guard ring between them. Test structure A-2 comprises the device pair, and the I/O PMOS is surrounded by an N+ guard ring which is recognized as the base ring for I/O PMOS. Test structure A-3 contains the device pair, and the varactor is surrounded by a P+ guard ring which is recognized as the collect ring for varactor. Test structure A-4 combines the test structures of A-2 and A-3 together, where the I/O PMOS is surrounded by a N+ guard ring, and the varactor is surrounded by a P+ guard ring, and

Besides, inserting the double guard rings with grounded pwell ring and  $V_{DD}$ -connected n-well ring inside the latch-up path to effectively improve latch-up immunity is one of the most popular solutions. In test structure A-5, two rows of additional guard rings are inserted in the latch-up path between two first guard rings. One of the additional guard ring is P+ type that close to the I/O PMOS, and the other is N+ type that close to the varactor.

#### B. Latch-Up Between I/O PMOS and NMOS Capacitor

To compare the latch-up issue with the NMOS capacitor, the varactor is replaced by the NMOS capacitor with a grounded P-well in the test structure B. The cross-sectional views of the test structure B with different guard ring surroundings are shown in Figs. 5(a) - 5(e) with the split names of type B-1,



Fig. 4. The cross-sectional views of the test structures (a) A-1, (b) A-2, (c) A-3, (d) A-4, (e) A-5, with a I/O PMOS and a varactor.

B-2, B-3, B-4, and B-5, respectively. The split conditions in the layouts of the test structures B-1  $\sim$  B-5 are similar to those used in the test structures A-1  $\sim$  A-5. The layout parameters such as guard ring structures, anode-to-cathode spacings, and guard ring width are also investigated in the test structure B.

Fig. 6 shows the simplified layout top views of test structures A and B to illustrate the layout parameters. In order to inject large enough current under latch-up I-test, the dimension of the I/O PMOS with a total channel width of 420  $\mu$ m is larger than that of the varactor or NMOS, which are drawn with a total channel width of 30  $\mu$ m.



Fig. 5. The cross-sectional views of the test structures (a) B-1, (b) B-2, (c) B-3, (d) B-4, (e) B-5, with an I/O PMOS and an NMOS capacitor.

## **III. EXPERIMENTAL RESULTS**

## A. DC I-V Characteristics

The dc I-V characteristics of the test structures to investigate the latch-up characteristics are measured by the Tek370B curve tracer at the room temperature of 25 °C. Based on the latchup criterion, the latch-up risk cannot be neglected as long as the holding voltage ( $V_h$ ) of the test structures is lower than  $V_{DD}$  (3.3 V). Figs. 7(a) and 7(b) show the *I-V* characteristics of test structures A and B, traced from  $V_{DD}$  to  $V_{SS}$  with an anode-to-cathode spacing of 12 µm and a guard ring width



Fig. 6. Simplified layout top view of test structures A and B with related layout parameters.



Fig. 7. The measured dc I-V characteristics of test structures (a) A and (b) B with an anode-to-cathode spacing of 12  $\mu$ m and a guard ring width of 2  $\mu$ m.

of 2  $\mu$ m. The measured results of the test structures show the obvious snapback phenomenon and bring down the voltage.

Further, to examine the latch-up risk of test structure A, the measured relations between  $V_h$  and anode-to-cathode spacings with different types and guard ring widths for test structure A are shown in Fig. 8. In this figure, the  $V_h$  of test structures A-1, A-2, and A-3 are lower than  $V_{DD}$  (3.3 V) obviously. For test structures A-4 and A-5 with an anode-to-cathode spacing



Fig. 8. Relations between  $V_h$  and anode-to-cathode spacings with different types and guard ring widths for test structure A.



Fig. 9. Relations between  $V_h$  and anode-to-cathode spacings with different test types, where the guard ring widths for test structures A and B are kept the same of 1  $\mu$ m.

of above 8  $\mu$ m and a guard ring width of above 0.42  $\mu$ m, the latch-up occurrence can be avoided because the V<sub>h</sub> is greater than V<sub>DD</sub> (3.3 V).

To observe the divergence of latch-up risk between varactor and NMOS, the comparison of the relations between  $V_h$ and anode-to-cathode spacings with different types but same guard ring width for test structures A and B is shown in Fig. 9, where the *I-V* curves of the type B-5 cannot be measured because these test structures were burned out once the snapback phenomenon occurred during the dc measurement. Under the same test conditions, the  $V_h$  of test structure B is greater than that of test structure A. Any test structure with a higher holding voltage will have a high immunity against latch-up. From the comparing results shown in Fig. 9, the layout rules for the spacing between the *I/O* PMOS and varactor should be carefully defined to prevent latch-up issue. Such a latch-up risk can be further verified under the latch-up current test of JEDEC standard.



Fig. 10. Latch-up measurement on the test structure with the positive current pulse applied to the I/O pad (connected to the drain of I/O PMOS).

## B. Latch-Up Current Test

To correlate the dc measurement results, the latch-up current trigger test has been specified in the JEDEC standard (JESD78D). Based on the structures in [10], n-type cathodes in P-Well are most sensitive to positive current injection and as a result this pulse polarity was used for the analysis. The measurement setup of JEDEC latch-up trigger current test is illustrated in Fig. 10. The device under test (DUT) is initially biased at normal circuit operating voltage of 3.3 V (V<sub>DD</sub>), and the V<sub>SS</sub> pin is connected to ground. A positive current pulse is applied to the I/O pin that connected to the drain of the I/O PMOS. The voltage and current waveforms on the DUT are monitored by the oscilloscope. As the trigger current pulse with a pulse width of 10 ms is injected to I/O pin, the latchup event can be judged by monitoring the decrease on voltage waveform of the V<sub>DD</sub> pin.

Figs. 11(a) and 11(b) show the measured waveforms of test structure A-3 with an anode-to-cathode spacing of 5  $\mu$ m and a guard ring width of 2  $\mu$ m under latch-up positive I-test with 10-mA and 20-mA trigger currents applied to the I/O pin, respectively. As shown in Fig. 11(a), the parasitic p-n-p-n path did not be fired on by the trigger current, because the voltage of V<sub>DD</sub> pin is still kept at 3.3 V after the latch-up I-test. While latch-up is triggered on by the 20-mA I-test, the voltage at V<sub>DD</sub> is clamped down to ~1.9 V, as shown in Fig. 11(b). The test structure A-3 with an anode-to-cathode spacing of 5  $\mu$ m and a guard ring width of 2  $\mu$ m can pass the positive I-test of 10 mA, but fail under 20-mA I-test. By changing the trigger current level and repeating the experimental procedures, the threshold level of trigger current to fire on latch-up path can be found for each test structure.

Moreover, to enhance accurateness of measured data and detailed examination, a commercial latch-up test machine (Thermo Scientific MK.1) with a pulse width of 10 ms, a slew rate of 100-V/1-ms, and a pulse step of 1 mA has been commonly used in IC industry to verify the latch-up immunity. Based on the JESD78D of JEDEC standard, the highest latch-up immunity level under positive I-test is set at 200 mA. For test structures A-2, A-3, and A-4 with different guard ring widths, the measured relations between the anode-to-cathode spacings and the latch-up immunity level under positive current test at a high temperature of 125 °C are summarized in



Fig. 11. Measured waveforms of test structure A-3 with an anode-to-cathode spacing of 5  $\mu$ m and a guard ring width of 2  $\mu$ m under latch-up positive I-test of (a) 10-mA, and (b) 20-mA, applied to the I/O pin.

Fig. 12. From the detailed measured results, the test structures A-2 and A-3 have very weak latch-up immunity level of below 10 mA under positive current test, because the holding voltages of the parasitic SCR's in those test structures are all lower than  $V_{DD}$  of 3.3V. As a result, the spacing between the I/O PMOS and varactor must be extended wider to improve latch-up immunity, even though either I/O PMOS or varactor has a single guard ring. According the measured results in Fig. 8 and Fig. 12, adding a P+ guard ring for varactor and an N+ guard ring for I/O PMOS with a guard ring width of 1  $\mu$ m is the better solution to block the latch-up path, because the latch-up immunity can pass 200 mA in this test structure.

To further compare the latch-up issue induced from the I/O PMOS to the varactor (with a grounded N-well) or NMOS capacitor (in a grounded P-Well), the measured relations between the latch-up immunity level under positive current test at 125 °C and anode-to-cathode spacings for the test structures A-1, A-2, A-3, B-1, B-2, and B-3 with the same guard ring width of 1  $\mu$ m are shown in Fig. 13.

For the different test structures but the same type, the latchup immunity level of test structure B is essentially greater than that of the test structure A. The measured results illustrate that the latch-up risk of I/O PMOS with varactor is higher than that of I/O PMOS with NMOS. In fact, the area of P-sub/N-Well junction is really larger than P-Well/N+ junction for the same dimension of varactor and NMOS, because the junction depth of N+ diffusion ( $\sim 0.2 \mu m$ ) is quite shallower than that of



Fig. 12. Relations between the latch-up immunity level under positive current test at 125  $^{\circ}$ C and the anode-to-cathode spacings for the test structures A-2, A-3, and A-4 with different guard ring widths.



Fig. 13. Relations between the latch-up immunity level under positive current test at 125  $^{\circ}$ C and anode-to-cathode spacings for the test structures A-1, A-2, A-3, B-1, B-2, and B-3 with the same guard ring width of 1  $\mu$ m.

N-Well ( $\sim 2\mu$ m). As the noise current injecting into the psubstrate, the deeper N-Well junction will absorb the huge noise current to turn on the lateral n-p-n BJT, and further fire on the latch-up path. The gaps of the latch-up immunity in Fig. 12 and 13 are very obvious because the latch-up event will not happen once the V<sub>h</sub> of the parasitic SCR is below V<sub>DD</sub>.

#### C. Failure Analysis

To further observe the certain failure locations, the scanning electron microscope (SEM) experiment was used. After latch-up current test, the latch-up induced damages on the test structures A-2 and A-3, with the same guard ring width of 1  $\mu$ m and anode-to-cathode spacing of 8  $\mu$ m, are investigated and shown in Figs. 14(a) and 14(b), respectively. The latch-up current flowing through the silicon chip caused serious non-recoverable burned-out failure, which obviously located at the path between I/O PMOS and varactor.



Fig. 14. SEM photographs of test structures (a) A-2, and (b) A-3, with the same guard ring width of 1  $\mu$ m and anode-to-cathode spacing (Spacing) of 8  $\mu$ m after the latch-up positive I-test.

## IV. DISCUSSION

In this work, the latch-up risk between the I/O PMOS and the varactor with grounded N-Well has been investigated in details through the fabricated silicon testchip. Similar latch-up path was ever reported in some prior work [15]. For a given CMOS technology by foundry, the guard ring parameters between PMOS and NMOS had been often comprehensive and illustrated in details. Design rules check (DRC) can flag the inappropriate spacing between P+ diffusion of PMOS and N+ diffusion of NMOS by calculating with accuracy. In addition, for a foundry to provide the CMOS process to the customers, the design rules to prevent the latch-up risk between the I/O PMOS and the varactor with grounded N-Well should be given. Some additional latch-up testkeys with split layout parameters, as those presented in this work, should be verified in silicon to formulate the design rules against such non-typical latch-up path.

For the design houses to tape out their chips, the EDA tool should be used to check whether there is any varactor with the grounded N-Well inside the chip layout [16]. For CMOS IC's, especially with the digital circuits, the N-Well are typically tied to  $V_{DD}$  or  $V_{CC}$ , therefore we can use the EDA tool to find out any N-Well that was not tied to  $V_{DD}$  or  $V_{CC}$ . If yes, the

clearance/distance from the N-Well of varactor to the neighbor PMOS that connected to V<sub>DD</sub> or V<sub>CC</sub> should be re-confirmed with foundry to avoid such non-typical latch-up issue.

If the silicon area was seriously limited for inserting additional guard rings in layout, the N-Well and N+ diffusion of varactor can be tied to V<sub>DD</sub> with its gate tied to ground to avoid such latch-up event. However, the capacitance value of varactor will be decreased in such a re-connection way.

#### V. CONCLUSION

The latch-up issue between I/O PMOS and the varactor with a grounded N-Well has been investigated in 0.18-µm CMOS technology, and compared to that between I/O PMOS and the NMOS capacitor in a grounded P-Well. According to the measurement results in silicon chip, it is really high latch-up concern that on-chip decoupling capacitor realized by the varactor with a grounded N-Well is more sensitive to latch-up risk when it was drawn in layout close to I/O PMOS devices. In the bulk CMOS technology with p-type substrate, the N-well biased at a lower voltage level for some special applications (such as varactor) will collect more trigger current than N+ diffusion in a grounded P-Well to induce serious latch-up event. Fortunately, such a latch-up risk can be solved by adding guard rings with wider spacings under the cost of somehow increasing the layout area. The foundry in semiconductor industry must split comprehensive testkeys with different layout parameters to formulate the corresponding design rule against the latch-up path presented in this work. In addition, EDA tool with some specified additional rules to check such latch-up path in the chip layout should be built in the tape-out flow to avoid latch-up failure.

#### ACKNOWLEDGMENT

The chip fabrication was supported by National Chip Implementation Center (CIC), Taiwan. The authors also thank Vanguard International Semiconductor Corporation for the support of commercial latch-up test equipment. The authors also thank for the JDP project supported by TSMC, Taiwan.

#### REFERENCES

- [1] C.-N. Wu, H.-M. Chou, and M. Chang, "Latch-up failure path between power pins in the mixed-voltage process," in Proc. Final Rep. IEEE Int. Rel. Workshop, 2003, pp. 112–114. doi: 10.1109/IRWS.2003.1283313.
- [2] Y. Huh et al., "Chip level layout and bias considerations for preventing neighboring I/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies," in Proc. EOS/ESD Symp., 2005, pp. 100-107.
- [3] S.-Y. Wang et al., "A non-typical latch-up event on HV ESD protection," in Proc. EOS/ESD Symp., 2014, pp. 336-341.
- [4] S. Voldman, Latchup. Hoboken, NJ, USA: Wiley, 2007. doi: 10.1002/9780470516171.

- [5] M.-D. Ker and S.-F. Hsu, Transient-Induced Latchup in CMOS Integrated Circuits. Chichester, U.K.: Wiley, doi: 10 1002/9780470824092
- [6] M.-D. Ker and C.-Y. Wu, "Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method: Part I-Theoretical derivation," IEEE Trans. Electron Devices, vol. 42, no. 6, pp. 1141-1148, Jun. 1995. doi: 10.1109/16.387249.
- [7] D. D. B. Estreich, A. Ochoa, and R. W. Dutton, "An analysis of latchup prevention in CMOS IC's using an epitaxial-buried layers process," IEDM Tech. Dig., 1978, pp. 230-234. doi: 10.1109/IEDM.1978.189394.
- [8] A. G. Lewis, R. A. Martin, T.-Y. Huang, J. Y. Chen, and M. Koyanagi, "Latchup performance of retrograde and conventional n-well CMOS technologies," IEEE Trans. Electron Devices, vol. ED-34, no. 10, pp. 2156-2164, Oct. 1987. doi: 10.1109/T-ED.1987.23211.
- [9] R. D. Rung, H. Momose, and Y. Nagakubo, "Deep trench isolated CMOS devices," IEDM Tech. Dig., 1982, pp. 237-240. doi: 10.1109/IEDM.1982.190261.
- [10] M.-D. Ker and W.-Y. Lo, "Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology," IEEE Trans. Semicond. Manuf., vol. 16, no. 2, pp. 319-334, May 2003. doi: 10.1109/TSM.2003.811885.
- [11] R. Menozzi, L. Selmi, E. Sangiorgi, G. Crisenza, T. Cavioni, and B. Ricco, "Layout dependence of CMOS latchup," IEEE Trans. Electron Devices, vol. 35, no. 11, pp. 1892-1901, Nov. 1988. doi: 10.1109/16.7402.
- [12] R. Jakushokas, M. Popovich, A. Mezhiba, S. Köse, and E. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors. New York, NY, USA: Springer 2010, doi: 10.1007/978-1-4419-7871-4.
- [13] IC Latch-Up Test, JEDEC Standard JESD78D, 2011.
- [14] IC Latch-Up Test, JEDEC Standard JESD78E, 2016.
- [15] S. H. Voldman, "Latchup I/O to I/O adjacency issues in peripheral I/O design for digital and analog applications," in Proc. IEEE ICSICT, 2012, pp. 1-3. doi: 10.1109/ICSICT.2012.6467755.
- M. Khazhinsky *et al.*, "EDA approaches in identifying latchup risks," in *Proc. EOS/ESD Symp.*, 2016, pp. 1–11. [16] doi: 10.1109/EOSESD.2016.7592552.



Chun-Cheng Chen received the B.S. degree from National Cheng Kung University, Tainan, Taiwan, in 2016. He is currently pursuing the M.S. degree with the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan.

His current research interest is latch-up prevention in CMOS integrated circuits.



the Institute of Electronics, NCTU, where he is also the Director of the Biomedical Electronics Translational Research Center.

Taiwan.

Dr. Ker is currently serving as an Editor for the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY and an Associate Editor

for the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.