Energy Transformation Between the Inductor and the Power Transistor for the Unclamped Inductive Switching (UIS) Test

Karuna Nidhi[®], Jian-Hsing Lee[®], Shao-Chang Huang[®], and Ming-Dou Ker[®], Fellow, IEEE

Abstract—The fundamental model of energy transformation between the inductor and the power transistor for the unclamped inductive switching (UIS) test is inspected. Based on the experimental results, the energy stored in the inductor at the period of the channel turn-on can be dissipated by the power transistor after the channel is turned off. In this work, a new theoretical model to well describe the electrical and thermal behaviors of the power transistor during the unclamped inductive switching (UIS) test has been identified and analyzed with the experimental silicon results under different inductor values in 0.15 μ m BCD process. The total UIS energy reduced due to series resistance of the inductor and the power transistor has been theoretically explained and well matches with the experimental measured results on silicon.

Index Terms—Unclamped inductive switching (UIS), avalanche breakdown, power transistor, inductor, series resistance, second breakdown.

I. INTRODUCTION

T HE UNCLAMPED inductive switching (UIS) test is widely accepted and implemented in the power metaloxide- semiconductor field-effect-transistor (MOSFET) family. It is very crucial for the power device reliability since it happen during uncertain and abnormal conditions. It has been a methodology to qualify the ruggedness and the robustness of the power transistors, as shown in Fig. 1 [1]–[8]. The methodology is based on the channel of the power transistor turns on to provide a low impedance current path to ramp up the current I_D of the inductor L, as the voltage V_G is applied to the gate. Then, the V_G and V_{DD} drop down to 0V to turn off the channel (T₂ in Fig. 1). Since the current of an inductor cannot

Manuscript received January 15, 2020; revised March 29, 2020; accepted March 31, 2020. Date of publication April 8, 2020; date of current version June 5, 2020. This work was supported by Vanguard International Semiconductor Corporation, Hsinchu, Taiwan. (*Corresponding author: Ming-Dou Ker.*)

Karuna Nidhi is with the Device Engineering Division, Vanguard International Semiconductor Corporation, Hsinchu 30010, Taiwan, and also with the International Graduate Program, College of Electrical Engineering and Computer Science, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: karuna.munna@gmail.com).

Jian-Hsing Lee and Shao-Chang Huang are with the Device Engineering Division, Vanguard International Semiconductor Corporation, Hsinchu 30010, Taiwan (e-mail: ano.lee2009@gmail.com; ajakes2010@yahoo.com.tw).

Ming-Dou Ker is with the Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan, and also with the Department of Electronics, I-Shou University, Kaohsiung 840, Taiwan (e-mail: mdker@ieee.org).

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TDMR.2020.2985306

 V_{D} V_{V

Fig. 1. Schematic diagram for UIS test and associated waveforms.

be changed instantaneously, the power transistor is forced to bias at the avalanche breakdown region to keep the current flowing. This causes power transistor to operate at the high voltage and current I_D to fall with time. After the channel turns off, all energy stored in the inductor at the period of the channel turn-on (T_1 in Fig. 1) is transmitted into and dissipated by the power transistor. This is the conventional model to describe the energy transformation between the inductor and the power transistor for the UIS test [7]–[13]. The typically measured maximum current and voltage (just before failure) waveforms of large array device (LAD) 5-V NMOSFET for the UIS tests of $W = 6000 \mu m$ and $W = 12000 \mu m$ under L = 0.5 mH are shown in Fig. 2(a) and (b), respectively. If this conventional model was true, then the time in avalanche (T_2) should be longer than 37 μ s and 66.4 μ s in Figs. 2(a) and (b), respectively. Table I shows the calculation of T₂ based on the conventional UIS model $(T_2 = LI_0/V_0)$ for the condition $W = 6000 \mu m$ and $W = 12000 \mu m$ under L = 0.5 mH. This deviation arises from the series resistances of the inductor and the power transistor. These series circuit resistances reduce the device avalanche stress. The lack of accuracy in the calculation of the UIS energy handling capability of the power FETs create misconception of design goal. Hence it leads to many unnecessary iterations to achieve the desired results and confirms the unpredicted anomalous behavior of the test device. It is important to note that the real applications involving the UIS must contain the series resistance from the used inductor and any other series elements. Hence in this paper, a new theoretical model and the previous equations used to model the UIS calculation is compared along with measured curves to overcome the inaccuracy in the UIS energy calculation.

1530-4388 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.





Fig. 2. The maximum measured current and voltage waveforms just before failure for the UIS test (a) W=6000 μ m and (b) W = 12000 μ m under L = 0.5mH.

II. UIS ENERGY OVERVIEW

The unclamped inductive switching has demonstrated to be one of the proficient parameter in the power electronics design since mid 80's. Even as latest devices from FETs, IGBTs, and super-junctions are prone to the UIS instabilities as several papers and application notes in literature have investigated and demonstrated for the maximum energy capability before fail, failure mechanism and the energy capability improvement methodology [1]-[5], [7]-[16]. Well over 500 literatures have been published either entirely or in part, with the subject of UIS mechanism. Recently, the increasing use of MOSFETs in automotive and switching applications makes the necessity to have the proper avalanche ruggedness under UIS at inductive operations. To access the robustness under pulsed conditions the maximum energy capability of the power devices must be evaluated before failure. The UIS occurs when FET is connected to a parasitic or lumped inductance and there is a change in current. An inductor is very much dependent upon the physical dimensions of the coil. As such, high values of inductance are avoided in circuit design when size constrains are in effect. The permeability component of the inductance is the permeability of the material that is encircled by the coil [17]. Inductors will always have resistance associated with the windings of the coil and whenever current flows through a resistance energy is lost in the form of heat due to Ohms Law, $(P = I^2 R)$ regardless of whether the current is alternating or constant.

As the inductor charged up, i.e., the energy is stored in the magnetic fields of the inductor, the current in the inductor cannot change instantaneously [17], [18]. During the storage phase of the inductor, $I_{L(STORAGE)}$ current charges through the inductor is

$$I_{L(STORAGE)} = \frac{V1}{R} \left(1 - e^{-\left(\frac{R_T}{L}\right)t} \right)$$
(1)

where V1 represents to the voltage supply and L is the inductor used, and R_T refers the total series resistance of the circuit.

While in releasing phase, the current discharges through the inductor is $I_{L(RELEASE)}$

$$I_{L(RELEASE)} = \frac{V1}{R} T \left(e^{-\left(\frac{R_T}{L}\right)t} \right)$$
(2)

The inductor dissipates its stored energy into the FET during UIS test. The operating conditions are calculated rather than measured since the determination of the UIS capability using measured values for I_{DM} and T_2 seemed trivial and self-explanatory. The conventional method for the energy calculation as

$$E_{\max} = \frac{1}{2} L I_{DM}^2 \tag{3}$$

where E_{max} is the maximum energy capability, L is the inductor used, and I_{DM} is maximum current before failure.

To account for the real testing conditions, the energy handling capability of the UIS is classified based on the role of resistances. The UIS energy calculation is classified in two ways based on with and without taking resistances in account. Most of the conventional based methods follow the energy calculation without having resistances in account. The energy calculated by Eq. (3) is not equal to the calculated energy stored or dissipated by the inductor or the device. Calculations based on Eq. (3) do not take into account any resistance in the UIS circuit and Eq. (1) along with Eq. (2) are completely ignored. It is important to mention that the Eq. (3) is not valid for the circuit shown in Fig. 1, and it is only valid if the power supply is removed by switches S1 and S2 when turning the device off. Otherwise the dissipated energy will be significant higher.

During the UIS measurement, resistances play a role as energy consumers [18], [19]. To the best of authors' knowledge, only few articles have considered the resistors [11], [19]–[21]. As the unclamped inductive capability is an interactive function of other environmental stresses, it is necessary to include some calculation of other operating conditions as part of this analysis. The application note from Vishay Siliconix semiconductor and Fairchild semiconductor has mentioned the role of resistors during the calculation of the UIS energy in their data sheets [11], [20]. However, all the parameters are still not properly counted into the power for the energy derivations of the power transistors in any of these articles.

III. NEW MODEL FOR THE UIS TEST

The device layout used for the UIS test is shown in Fig. 3, which is a multi-fingered large array device with the channel



Fig. 3. Layout top-view of 5V-NMOSFETs.





Fig. 4. For UIS test (a) commercially used UIS tester ITC55100 and (b) simplified schematic diagram.

length of 0.6μ m, unit finger width of 75µm. LAD structures with total width of 6000µm and 12000µm is considered to study in this paper. Except the P+ guard ring, each source of the device is butted with a P+ pick-up (S and B in Fig. 3) to equalize the substrate resistance (R_{sub}) of the parasitic n-p-n bipolar junction transistor (BJT).

The equipment used to evaluate the UIS test, a commercial UIS tester ITC55100 is shown in Fig. 4(a) and its simplified schematic diagram as shown in Fig. 4(b) [21]–[23]. In this paper, SOP-8 type package is used for the UIS measurement. The voltage and current waveforms of the 5-V NMOSFETs for L = 0.5mH under the UIS test have been shown in Fig. 2. At the onset of the test, the switch S1 closes, and the voltage V_G is



Fig. 5. The equivalent circuit of the device under the UIS test at the period when the channel turns off.

applied to the gate of the transistor Q1. So, the current starts to flow from the power supply V_{DD} to Q1 through the inductor L, resulting in the current I_{D1} increasing linearly with time (0 to 202µs in Fig. 2(a) and 0 to 337µs in Fig. 2(b)). As the current reaches the setting point (I_0), the switches S1 opens, S2 closes, and the channel of transistor turns off ($V_G = 0V$) [20]–[26]. Then, the inductor releases its stored energy to keep the current flowing, resulting in the current I_{D2} decreasing linearly with time (202µs to 239µs and 337µs to 403.4µs as shown in Fig. 2(a) and (b), respectively). Due to the switches, there is an arc occurred at the transient that the switch S1 turns off and switch S2 turns on to result in the current (I_{spike}) higher than the I_0 .

The equivalent circuit and cross-sectional view of the 5-V NMOSFETs at the period, when the channel turns off, are shown in Fig. 5.

Based on the circuit shown in Figs. 6(a) and (b), the drain current I_D can be written as

$$L\frac{dI_D(t)}{dt} + R_T I_D(t) + V_{SP} = 0$$
 (4)

where $R_T = R_L + R_{equivalent}$, R_L is the series resistance of the inductor [11], [19], [20] depends on types of inductor is used for the testing, $R_{equivalent}$ is the equivalent series resistance of the drain and source can be calculated either by SPICE model [27], [28] or measured from IV curve, and V_{SP} is the summation of the voltages across the drain and the source junctions ($V_C + V_E$), which can be treated as a constant when the parasitic n-p-n BJT turns on [29], [30]. In the UIS measured waveforms, V_{SP} value is chosen at the end of discharging period, i.e., V_{SP} is always 10-20% larger than BV_{DSS} , (in Fig. 2(a) and 2(b)) when device avalanched near the rated capability. From Fig. 2, it can be found that the 5-V NMOSFETs are biased at the avalanche regime (>11V) when the channel turns off (T₂).

Assuming the channel turn-off transient $(202\mu s \text{ in Fig. 2(a)})$ and $337\mu s$ in Fig. 2(b)) as the time zero, the drain current (I_D) of 5V NMOSFETs is

$$I_D(t) = I_0 \exp\left(\frac{-R_T t}{L}\right) - \frac{V_{SP}}{R_T} \left(1 - \exp\left(\frac{-R_T t}{L}\right)\right)$$
(5)

where $I_0 = I_D(0)$.



Fig. 6. Measured and calculated (a) voltage and current waveforms, (b) powers under $W = 6000 \mu m$.

The drain voltage (V_D) of 5-V NMOSFETs is

$$V_D(t) = I_0 \exp\left(\frac{-R_T t}{L}\right) - \frac{V_{SP}}{R_T} \left(1 - \exp\left(\frac{-R_T t}{L}\right)\right) R_{equivalent} + V_{SP}$$
(6)

So, the power (P_D) can be written as

$$P_D(t) = I_D(t)^2 R_{equivalent} + I_D(t) V_{SP}$$

$$= \left[\left(I_0^2 + \frac{2V_{SP}I_0}{R_T} + \frac{V_{SP}^2}{R_T^2} \right) \exp\left(\frac{-2R_T t}{L}\right) - \frac{2V_{SP}}{R_T} \left(I_0 + \frac{V_{SP}}{R_T} \right) \exp\left(\frac{-R_T t}{L}\right) + \frac{V_{SP}^2}{R_T^2} \right] R_{equivalent}$$

$$+ \left[I_0 \exp\left(\frac{-R_T t}{L}\right) - \frac{V_{SP}}{R_T} \left(1 - \exp\left(\frac{-R_T t}{L}\right) \right) \right] V_{SP}$$
(7)

Figs. 6(a) and 7(a) show the calculated voltage and current waveforms based on Eq. (5) and Eq. (6) with R_T of 15 Ω and $R_{equivalent}$ of 1.33 Ω , which can well match the measured result in Fig. 2(a) while $R_{equivalent}$ of 0.7 Ω for $W = 12000\mu$ m in Fig. 2(b). Hence, the calculated maximum power based on Eq. (7) also can well fit the measured power based the measured I-V curves in Fig. 2. These give the direct evidences to prove that the three equations can well depict the electrical and thermal behaviors of the 5-V NMOSFETs under the UIS test.



Fig. 7. Measured and calculated (a) voltage and current waveforms, (b) powers under $W = 12000 \mu m$.

The energy stored on the inductor is released completely as the drain current I_D decreases to zero. Thus, the energy releasing time of the inductor (T) from Eq. (4) is

$$T = \frac{L}{R_T} Ln \left(1 + \frac{I_0 R_T}{V_{SP}} \right) \tag{8}$$

Integrating the generated powers, the energies dissipated by the 5-V NMOSFETs (E_D) is obtained as

$$\begin{split} E_{D} &= \int_{0}^{T} P(t)dt = \int_{0}^{T} I_{D}(t)^{2} R_{equivalent} + I_{D}(t) V_{SP} dt \\ &= \left[\frac{L}{2R_{T}} \left(I_{0}^{2} + \frac{2V_{SP}I_{0}}{R_{T}} + \frac{V_{SP}^{2}}{R_{T}^{2}} \right) \left[1 - \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-2} \right] \\ &- \frac{2LV_{SP}}{R_{T}^{2}} \left(I_{0} + \frac{V_{SP}}{R_{T}} \right) \left[1 - \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-1} \right] \\ &+ \frac{V_{SP}^{2}L}{R_{T}^{3}} Ln \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right) \right] R_{equivalent} \\ &+ \left[\frac{L}{R_{T}} I_{0} \left[1 - \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-1} \right] \\ &- \frac{V_{SP}L}{R_{T}^{2}} \left(Ln \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right) + \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-1} - 1 \right) \right] \\ &\times V_{SP} \end{split}$$



Fig. 8. The UIS Waveforms for L = 0.75mH under $W = 6000 \mu$ m, (a) measured current and voltage waveforms, comparison between measured and calculated (b) voltage and current waveforms, (b) powers.



Fig. 9. The UIS Waveforms for L = 1.0mH under $W = 6000 \mu$ m, (a) measured current and voltage waveforms, comparison between measured and calculated (b) voltage and current waveforms, (b) powers.

Similarly, the energy generated by inductor $\left(E_L\right)$ is calculated as

$$E_{L} = \int_{0}^{T} I_{D}(t)^{2} R_{L} dt$$

$$= \left[\frac{L}{2R_{T}} \left(I_{0}^{2} + \frac{2V_{SP}I_{0}}{R_{T}} + \frac{V_{SP}^{2}}{R_{T}^{2}} \right) \left[1 - \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-2} \right]$$

$$- \frac{2LV_{SP}}{R_{T}^{2}} \left(I_{0} + \frac{V_{SP}}{R_{T}} \right) \left[1 - \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right)^{-1} \right]$$

$$+ \frac{V_{SP}^{2}L}{R_{T}^{3}} Ln \left(1 + \frac{I_{0}R_{T}}{V_{SP}} \right) \right] R_{equivalent}$$
(10)

From Table II, the dissipation energy (E_D) of the 5-V NMOSFETs based on Eq. (9) is very close to that evaluated by integrating the measured power in Fig. 6(b) and 7(b). This demonstrates that Eq. (9) is valid for calculating the dissipation energy of the 5-V NMOSFETs. It also can be seen that the energy (LI²/2) stored on the inductor during the channel turn-on period (T₁ in Fig. 2) is equal to the summation of the energies dissipated by the 5-V NMOSFETs (E_D of Eq. (9)) and the series resistor of the inductor (E_L of Eq. (10)). It is verifying that the Eq. 3 (LI²/2) is not all dissipated by

 TABLE I

 CALCULATION OF TIME IN AVALANCHE (T2) BASED ON

 CONVENTIONAL UIS MODEL UNDER 0.5MH

$(T_2=LI_o/V_o)$	W=6000µm	W=12000µm
T ₂	(0.5mH×1.6A/13V)	(0.5mH×2.7A/13V)
	=61.5µs	=103.8µs

the 5-V NMOSFETs. Moreover, the energy dissipated by the series resistance of the inductor is no less than that by the 5-V NMOSFETs and this effect cannot be neglected.

To approve the calculation from Eq. (9) and Eq. (10), the UIS test has been performed with two other inductor values (L = 0.75mH and 1mH) under W = 6000μ m. The voltage and current waveforms, of the 5-V NMOSFETs for L = 0.75mH and L = 1mH under the UIS test have been shown in Figs. 8(a) and 9(a), respectively. It is clearly shown that an arc occurred at the transient that the switch S1 turns off and switch S2 turns on to that result in the current (I_{spike}) higher than the I_o.

The discharging time T_2 when channel turned off is $48\mu s$ and $62\mu s$ under 0.75mH and 1mH, respectively. Figs. 8(b) and 9(b) show the calculated voltage and current

TABLE II STORED AND DISSIPATED ENERGIES IN THE INDUCTOR AND 5-V NMOSFETS UNDER $L=0.5 \mbox{mH}$

	$0.5LI^2$	Energy	E _D	EL
	measured		(Eq.	(Eq. (10))
		Fig. 7 and 8	(9))	
W= 6000 µm	6.4E-4	3.31E-4	3.18E-4	3.24E-4
	Joule	Joule	Joule	Joule
W= 12000µm	18.2E-4	10.2E-4	9.9E-4	10.1E-4
	Joule	Joule	Joule	Joule



Fig. 10. Energy comparison between calculated by Eq. (3) and stored or dissipated energy in 5-V NMOSFETs.

waveforms based on Eq. (5) and Eq. (6) which are very well match the measured result in Figs. 8(a) and 9(a), respectively. The calculated power based on Eq. (7) also compared with the measured power based on the measured I-V curves in Figs. 8(a) and 9(a) as shown in Figs. 8(c) and 9(c), respectively. From Figs. 8 and 9, it can be concluded that Eqs. (5), (6), and (7) can fit perfectly to the measured data from the UIS tester.

Table III shows the stored energies and the dissipated energies under different inductor values (L = 0.5mH, 0.75mH, and 1.0mH). The comparison is shown between conventional calculation (LI²/2), measured data from UIS tester, calculated from E_D (Eq. (9)), and calculated from E_L (Eq. (10)) for different inductor values. Fig. 10 shows the energy stored and dissipation comparison under different L values. The real calculation from measured data is almost half of the conventional calculated energy by Eq. (3). This much variations use to create misconception during design and hamper the design goal.

IV. CONCLUSION

For the power transistors, the series circuit resistance reduces the device avalanche stress during unclamped inductive switching (UIS) test at inductive operations. A theoretical model for the UIS has been demonstrated and practically verified with-in silicon experimental results that can well describe

TABLE IIICOMPARISON BETWEEN THE STORED AND THE DISSIPATED ENERGIES ATDIFFERENT INDUCTORS (L = 0.5/0.75/1.0 MH) in 5-V NMOSFETS

	L=0.5 mH	L=0.75 mH	L=1 mH
$0.5LI^2$	6.4E-4 Joule	7.88E-4	11.25E-4
		Joule	Joule
Energy	3.31E-4	NA	NA
measured in	Joule		
Fig. 7(b)			
Energy	NA	4.04E-4	NA
measured in		Joule	
Fig. 8(c)			
Energy	NA	NA	5.93E-4
measured in			Joule
Fig. 9(c)			
$E_{D}(Eq.(9))$	3.18E-4	4.07E-4	5.81E-4
	Joule	Joule	Joule
$E_{L}(Eq. (10))$	3.24E-4	3.84E-4	5.56E-4
	Joule	Joule	Joule

to the electrical and the thermal behaviors of the power transistor under the UIS test, as long as the series resistances of the inductor and the power transistor are counted. Otherwise, the dissipation energy of the power transistor during the UIS test will be overestimated.

ACKNOWLEDGMENT

The authors would like to thank the technical staffs of the Device Engineering Division in *Vanguard International Semiconductor Corporation*, Hsinchu, Taiwan, for their valuable technical suggestions and the measurement supports.

REFERENCES

- D. L. Blackburn, "Power MOSFET failure revisited," in *Proc. IEEE 19th* Annu. Power Electron. Special. Conf. (PESC), Kyoto, Japan, Apr. 1988, pp. 681–688, doi: 10.1109/PESC.1988.18196.
- [2] R. R. Stoltenburg, "Boundary of power-MOSFET, unclamped inductiveswitching (UIS), avalanche-current capability," in *Proc. 4th Annu. Appl. Power Electron. Conf. Exposit.*, Baltimore, MD, USA, 1989, pp. 359–364, doi: 10.1109/APEC.1989.36987.
- [3] B. J. Baliga, Modern Power Devices. New York, NY, USA: Wiley, 1977.
- [4] T. Ye and K. Chee, "Ruggedness evaluation and design improvement of automotive power MOSFETs," in *Proc. 17th Int. Symp. Qual. Electron. Design (ISQED)*, Santa Clara, CA, USA, Mar. 2016, pp. 211–214, doi: 10.1109/ISQED.2016.7479202.
- [5] G. Van den Bosch, P. Moens, P. Gassot, D. Wojciechowski, and G. Groeseneken, "Analysis and application of energy capability characterization methods in power MOSFETs," in *Proc. 30th Eur. Solid-State Device Res. Conf.*, Leuven, Belgium, 2004, pp. 453–456, doi: 10.1109/ESSDER.2004.1356589.
- [6] K. Fischer and K. Shenai, "Dynamics of power MOSFET switching under unclamped inductive loading conditions," *IEEE Trans. Electron Devices*, vol. 43, no. 6, pp. 1007–1015, Jun. 1996, doi: 10.1109/16.502137.
- [7] K. Nidhi, M.-D. Ker, J.-H. Lee, and S.-C. Huang, "Avalanche ruggedness capability and improvement of 5-V n-channel large-array MOSFET in BCD process," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 3040–3048, Jul. 2019, doi: 10.1109/TED.2019.2916032.
- [8] D. Farenc, G. Charitat, D. Dupuy, T. Sicard, I. Pages, and P. Rossel, "Clamped inductive switching of LDMOST for smart power IC's," in *Proc. 10th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, Kyoto, Japan, 1998, pp. 359–362, doi: 10.1109/ISPSD.1998.702715.
- [9] Y. S. Chung and B. Baird, "Electrical-thermal coupling mechanism on operating limit of LDMOS transistor," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2000, pp. 83–86, doi: 10.1109/IEDM.2000.904264.

- [10] K. Chinnaswamy, P. Khendalwal, M. Trivedi, and K. Shenai, "Unclamped inductive switching dynamics in lateral and vertical power DMOSFETs," in *Proc. Conf. Rec. IEEE Ind. Appl. Conf.*, Phoenix, AZ, USA, 1999, pp. 1085–1092, doi: 10.1109/IAS.1999.801639.
- [11] "Power MOSFET avalanche design guidelines," Vishay Siliconix Application Notes AN1005, Vishay Siliconix, Santa Clara, CA, USA, Dec. 2006.
- [12] "Unclamped inductive switching (UIS) test and rating methodology," Application Notes AN1968, Renesas, Koto, Japan, Nov. 2015.
- [13] W.-Y. Chen and M.-D. Ker, "Characterization of SOA in time domain and the improvement techniques for using in high-voltage integrated circuits," *IEEE Trans. Device Mater. Rel.*, vol. 12, no. 2, pp. 2944–2951, Jun. 2012, doi: 10.1109/TDMR.2012.2187450.
- [14] O. Alatise *et al.*, "The impact of repetitive unclamped inductive switching on the electrical parameters of low-voltage trench power nMOS-FETs," *IEEE Trans. Electron Devices*, vol. 57, no. 7, pp. 1651–1658, Jul. 2010, doi: 10.1109/TED.2010.2049062.
- [15] J. Hu *et al.*, "Robustness and balancing of parallel-connected power devices: SiC versus coolMOS," *IEEE Trans. Ind. Electron.*, vol. 63, no. 4, pp. 2092–2102, Apr. 2016, doi: 10.1109/TIE.2015.2500187.
 [16] J. C. W. Ng *et al.*, "UIS analysis and characterization of the
- [16] J. C. W. Ng *et al.*, "UIS analysis and characterization of the inverted L-shaped source trench power MOSFET," *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3984–3990, Nov. 2011, doi: 10.1109/TED.2011.2164081.
- [17] J.-X. Jin, C.-M. Zhang, and Z.-M. Li, "Control technology for power inductor energy absorntion and release," in *Proc. IEEE 7th World Congr. Intell. Control Autom. (WCICA)*, Chongqing, China, Jun. 2008, pp. 7423–7426, doi: 10.1109/WCICA.2008.4594076.
- [18] S. Isogai, Q.-T. Duong, and M. Okada, "Impact of internal resistances on performance of receiver-side compensation circuit for inductive power transfer systems," in *Proc. IEEE Int. Workshop Antenna Technol. (iWAT)*, Miami, FL, USA, Jun. 2019, pp. 214–216, doi: 10.1109/IWAT.2019.8730617.
- [19] T. Kachi, K. Eikyu, and T. Saito, "Full-chip simulation analysis of power MOSFET's during unclamped inductive switching with physics-base device models," in *Proc. 31st Int. Symp. Power Semicond. Devices (ICs)*, Shanghai, China, Jul. 2019, pp. 371–374, doi: 10.1109/ISPSD.2019.8757577.
- [20] Single pulse unclamped inductive switching: A rating system," Application Notes AN7514, Fairchild semiconductor, Sunnyvale, CA, USA, Mar. 2002.
- [21] J. B. Steighner and J.-S. Yuan, "The effect of SOA enhancement on device ruggedness under UIS for the LDMOSFET," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 2, pp. 254–262, Jun. 2011, doi: 10.1109/TDMR.2011.2121068.
- [22] PTNet Compatible ITC55100B and ITC55300B Unclamped Inductive Load Tester User Manual, Integrated Technology Corporation, Tempe, AZ, USA, Apr. 2009. [Online]. Available: http://www.doc88.com/p-799936523318.html
- [23] Single Pulse Unclamped Inductive Switching (UIS) Avalanche Test Method. Standard JESD 24-5, Oct. 2002.
- [24] D. L. Blackburn, "Turn-off failure of power MOSFET's," *IEEE Trans. Power Electron*, vol. PE-2, no. 2, pp. 136–142, Apr. 1987, doi: 10.1109/TPEL.1987.4766347.
- [25] P. L. Hower and V. G. K. Reddi, "Avalanche injection and second breakdown in transistors," *IEEE Trans. Electron Devices*, vol. 17, no. 4, pp. 320–335, Apr. 1970, doi: 10.1109/T-ED.1970.16976.
- [26] S. Krishna and P. L. Hower, "Second breakdown of transistors during inductive turnoff," *Proc. IEEE*, vol. 61, no. 3, pp. 393–395, Mar. 1973, doi: 10.1109/PROC.1973.9044.
- [27] A. Chvála, D. Donoval, J. Marek, P. Pribytný, and M. Molnár, "Power transistor models with temperature dependent parasitic effects for SPICE-like circuit simulation," in *Proc. Int. Conf. Microelectron.*, Nis, Serbia, 2012, pp. 255–258, doi: 10.1109/MIEL.2012.6222847.
- [28] A. Ortiz-Conde et al., "A review of DC extraction methods for MOSFET series resistance and mobility degradation model parameters," *Microelectron. Rel.*, vol. 69, pp. 1–16, Feb. 2017. doi: 10.1016/j.microrel.2016.12.016.
- [29] J.-H. Lee and N. M. Iyer, "Analytical model of correlation factor for human-body model to transmission-line pulse ESD Test," *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 952–954, Jul. 2017, doi: 10.1109/LED.2017.2708420.
- [30] J.-H. Lee, N. M. Iyer, and T. J. Maloney, "Physical model for ESD human body model to transmission line pulse," in *Proc. Int. Rel. Phys. Symp. (IRPS)*, Monterey, CA, USA, 2019, pp. 1–7, doi: 10.1109/IRPS.2019.8720576.



Karuna Nidhi received the B.E. degree in electrical and electronics engineering from Visvesvaraya Technological University, India, in 2010, the M.S. degree from Asia University, Taichung, Taiwan, in 2012, and the Ph.D. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2019.

He is currently a Principal Engineer with Vanguard International Semiconductor Corporation, Hsinchu, Taiwan. His current research interests include device reliability and ESD protection design.



Jian-Hsing Lee joined Taiwan Semiconductor Manufacturing Corporation, Hsinchu, Taiwan, in 1989. He is currently the Director of the Device Engineering Division, Vanguard International Semiconductor Corporation, Hsinchu.

Dr. Lee was awarded as the TSMC Academician for contributions to ESD and latch-up in CMOS technologies.



Shao-Chang Huang received the B.S. and M.S. degrees in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1994 and 1996, respectively, and the Ph.D. degree from the Institute of Electrical and Control Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2011.

From 1998 to 1999, he was engaged in thin-filmtransistor devices with ERSO, ITRI, Taiwan. From 1999 to 2015, he worked on ESD/latch-up/IO circuit researches in UMC, HBA, TSMC, NOVATEK,

eMemory, iMQ, and Fiti. In 2015 July, he joined Vanguard International Semiconductor Corporation, Hsinchu, where he is currently a Manager with the Large Array Device Department, Device Engineer Division.



Ming-Dou Ker (Fellow, IEEE) received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He is currently a Distinguished Professor with the Institute of Electronics, NCTU, where he is the Director of the Biomedical Electronics Translational Research Center.

Dr. Ker is currently serving as an Editor for the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY and an Associate Editor

for the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS.