

# Using Schottky Barrier Diode to Improve Latch-Up Immunity for CMOS ICs Operating With Negative Voltage Sources

Rong-Kun Chang<sup>1</sup> and Ming-Dou Ker<sup>1</sup>, *Fellow, IEEE*

**Abstract**—For some applications, the CMOS ICs need to be supplied with positive and negative voltage sources for the desired circuit operations. To supply the negative voltage source for circuit operations in the silicon chip with the common p-type substrate grounded, the isolation rings configured with n-well (NW) and deep n-well (DNW) layers must be used to isolate the circuits of nMOS devices operating with negative voltage from the common P-substrate. Such NW/DNW isolation rings in the circuit layouts are often connected to ground ( $GND = 0V$ ) for the circuit operations with negative voltage source. But, a parasitic p-n-p-n path from I/O pMOS to this grounded NW/DNW isolation ring may cause the circuits at high risk to latch-up. In this letter, a novel method to improve latch-up immunity against such parasitic p-n-p-n path by using a Schottky junction is reported.

**Index Terms**—Latch-up, silicon-controlled rectifier (SCR), Schottky junction, Schottky barrier diode (SBD), negative voltage supply, deep n-well (DNW).

## I. INTRODUCTION

THE implantable biomedical devices with neuro-modulation function via electrical stimulation are widely used to treat neuro disorders. The stimulation methods can be divided into the voltage mode and the current mode, as well as the electrode configuration for neuro-stimulation includes the mono-polar and the bi-polar styles. Typically, the mono-polar configuration required two high voltage power supplies ( $\pm V_{CC}$ ) to realize the biphasic stimulation [1].

According to the requirement of high reliability for the implantable biomedical devices, on-chip ESD protection circuits must be equipped into the CMOS ICs to avoid the malfunctions caused by ESD stresses [2]. For the high operation voltage, the high-voltage-tolerant ESD protection circuits

Manuscript received January 8, 2021; revised January 22, 2021; accepted January 24, 2021. Date of publication January 28, 2021; date of current version February 24, 2021. This work was supported in part by the Center for Neuromodulation Medical Electronics Systems through the Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education (MOE) in Taiwan and in part by the Ministry of Science and Technology (MOST), Taiwan, under Contract MOST 109-2221-E-009-100-MY3. The review of this letter was arranged by Editor H. Gossner. (*Corresponding author: Ming-Dou Ker.*)

The authors are with the Institute of Electronics, National Chiao Tung University at Guangfu, Hsinchu 300, Taiwan (e-mail: mdker@iee.org).

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2021.3055212>.

Digital Object Identifier 10.1109/LED.2021.3055212

for the positive voltage supply pin [3] and the negative voltage supply pin [4] had been developed, respectively. In [4], the stacked-nMOS (STnMOS) was used to build the ESD protection circuit for negative power pin, which was isolated from the common P-substrate by the n-well (NW) and deep n-well (DNW) biased at ground ( $GND = 0V$ ). To supply the negative voltage source ( $-V_{CC}$ ) for stimulator circuit operations, the isolation rings configured with n-well (NW) and deep n-well (DNW) layers were used to isolate the circuits of nMOS devices operating with negative voltage from the common P-substrate. Such NW/DNW isolation rings in stimulator circuits, those providing negative stimulation currents/voltages under power supply between  $GND$  and  $-V_{CC}$ , are often connected to the relatively high potential bias of  $GND$  ( $0V$ ). However, some non-typical latch-up paths may occur to cause unrecoverable failures [5], such as the parasitic silicon-controlled rectifier (SCR) structure between I/O pMOS and the grounded NW/DNW ring in the neuro-simulation circuits supplied with negative voltage sources. Due to the low holding voltage ( $V_h$ ) of such parasitic SCR structure with DNW layer, the CMOS ICs to provide mono-polar bi-phasic stimulation may suffer high risk of latch-up issues.

The Schottky barrier diode (SBD) [6] is a kind of single-pole and multiple carrier device which works through the metal semiconductor contact barrier. According to the characteristic of the SBD device shown in Fig. 1, the Schottky barrier junction is suitable for embedding into the parasitic p-n-p-n path to increase its holding voltage ( $V_h$ ) against the latch-up issue. The Schottky barrier junction was ever reported to enhance the latch-up immunity of power ICs fabricated in a high-voltage BCD technology [7], [8].

In this work, the latch-up path between PMOS and grounded NW/DNW was studied and investigated in silicon chip with different test structures. In order to investigate the characteristic of latch-up path, the dc curve tracer (Tek370B) is used to verify the holding voltage ( $V_h$ ) of each latch-up test structure. The embedded Schottky barrier junction can effectively increase the  $V_h$  of the parasitic SCR structure to highly improve its latch-up immunity.

## II. TEST STRUCTURES

The Type-A test structure of the latch-up path between  $V_{DD}$ -biased PMOS and grounded NW/DNW is shown in Fig. 2(a) with its cross-sectional view. In the test structure, the poly




Fig. 1. The measured dc  $I$ - $V$  characteristic of the stand-alone SBD device, which was fabricated in a  $0.18\text{-}\mu\text{m}$   $1.8\text{-V}/3.3\text{-V}$  CMOS process.




Fig. 2. The cross-sectional views of (a) Type-A, and (b) the proposed Type-B, test structures for the pMOS-to-grounded NW/DNW latch-up path.

gates of pMOS and nMOS were removed, only the P+ and N+ diffusions are left to represent the source and bulk terminals where connected to  $V_{DD}$  or  $V_{SS}$ , respectively. Among, the N+ and P+ diffusions which connected to  $V_{SS}$  of negative voltage supply are isolated from the common P-substrate by NW and DNW biased at GND (0V). The anode-to-cathode spacing of the parasitic latch-up path from  $V_{DD}$  to GND ( $D_A$ ) is drawn as  $3\ \mu\text{m}$  in the Type-A test structure.

To increase the holding voltage ( $V_h$ ) of the parasitic SCR structure, the Type-B test structure with embedded Schottky junction was proposed in this work, as the cross-sectional view shown in Fig. 2(b). Different from Type-A test structure, the isolation NW/DNW ring of Type-B test structure is connected to GND pad by the Schottky junction. This Schottky junction is one of standard devices provided by foundry in a  $0.18\text{-}\mu\text{m}$   $1.8\text{-V}/3.3\text{-V}$  CMOS process, and neither additional process step nor additional mask layer is needed. In addition, the distance of anode-to-cathode spacing ( $D_B = 3\ \mu\text{m}$ ) is kept the same as that in the Type-A test structure. The P+




Fig. 3. The measured dc  $I$ - $V$  characteristics of the parasitic latch-up paths in Type-A and Type-B test structures from  $V_{DD}$  to GND at  $25\ ^\circ\text{C}$  and  $125\ ^\circ\text{C}$ , respectively.

diffusion beside the Schottky junction in Fig. 2(b) is the guard ring structure of the SBD device, which is used to reduce its leakage current and to enhance breakdown voltage [9]. The doping concentration of the guard ring structure in the SBD device is the same as that of an ordinary P+ implant.

### III. EXPERIMENTAL RESULTS

#### A. DC $I$ - $V$ Characteristics

The test structures have been fabricated in a  $0.18\text{-}\mu\text{m}$   $1.8\text{-V}/3.3\text{-V}$  CMOS process. The dc  $I$ - $V$  characteristics of the test structures are measured (from  $V_{DD}$  node to GND node with the anode-to-cathode spacing of  $3\ \mu\text{m}$ ) by a curve tracer (Tek370B) at room temperature of  $25\ ^\circ\text{C}$ , and the results are shown in Fig. 3. The measured results of all test structures showed the obvious snapback phenomenon to clamp the voltage down. By comparing the measurement results between Type-A and Type-B test structures, the holding voltage ( $V_h$ ) of the parasitic latch-up path has been increased from  $1.10\ \text{V}$  to  $3.94\ \text{V}$  by the embedded Schottky junction. Since the  $V_h$  of the Type-B test structure can be greater than  $V_{DD}$  ( $3.3\ \text{V}$ ), the latch-up occurrence can be avoided by the embedded Schottky junction. When the temperature rises to  $125\ ^\circ\text{C}$ , the  $V_h$  values of Type-A and Type-B test structures are  $0.86\ \text{V}$  and  $3.65\ \text{V}$ , respectively. Since the  $V_h$  value of the Type-B test structure is still higher than  $V_{DD}$  ( $3.3\ \text{V}$ ), the risk of latch-up occurrence can also be avoided under a high-temperature situation. To further increase the  $V_h$  value, it can be achieved by extending the anode-to-cathode spacing ( $D_B$ ) of the structure.

#### B. Latch-Up Test

To examine the latch-up immunity, the test method with positive and negative current tests ( $I$ -tests) had been already defined in the Joint Electron Device Engineering Council (JEDEC) standards. The measurement setup of JEDEC latch-up current trigger test is shown in Fig. 4(a). The P+ diffusion inside the n-well of the device under test (DUT) is connected to  $V_{DD}$  of  $3.3\ \text{V}$  to simulate a




Fig. 4. (a) Latch-up measurement on the test structure with the negative current pulse applied to the N+ pickup of pMOS. Measured waveforms of (b) Type-A, and (c) Type-B, test structures under the I-test negative currents of  $-5\text{ mA}$  and  $-300\text{ mA}$ , respectively.

pMOS source, and the NW/DNW isolation ring is connected to ground ( $0\text{V}$ ). A negative current pulse is applied to the N+ diffusion in the NW to generate the trigger current into the p-substrate. The current and voltage waveforms on the DUT are monitored simultaneously by the oscilloscope. After the I-test transient triggering, if the DUT was driven into a latch-up state, the voltage level at  $V_{DD}$  node will be clamped down. Thus, the latch-up event can be judged by monitoring the voltage waveform on the  $V_{DD}$  pin, when a negative trigger current with a pulse width of  $10\text{ ms}$  is injected to the N+ in n-well.

Figs. 4(b) and 4(c) show the measured waveforms on the Type-A and Type-B test structures under latch-up negative I-test current of  $-5\text{ mA}$  and  $-300\text{ mA}$ , respectively.

The parasitic latch-up path of the Type-A test structure was triggered on by the trigger current of  $-5\text{ mA}$ , as the voltage at  $V_{DD}$  is clamped down to  $\sim 1.1\text{ V}$ . On the other hand, the  $V_{DD}$  voltage on the Type-B test structure is still kept at  $3.3\text{ V}$  after the latch-up I-test of  $-300\text{ mA}$ , as shown in Fig. 4(c). From the experimental results, the Schottky junction can significantly improve latch-up immunity of the Type-B structure by increasing the holding voltage of the parasitic p-n-p-n path, but without increasing its anode-to-cathode spacing in layout.

#### IV. CONCLUSION

The latch-up issue between pMOS and the grounded NW/DNW isolation ring has been investigated in a  $0.18\text{-}\mu\text{m}$   $1.8\text{-V}/3.3\text{-V}$  CMOS process. By using the Schottky junction to connect the NW/DNW isolation ring, the holding voltage of the parasitic p-n-p-n path can be increased greater than  $V_{DD}$ , and the latch-up immunity can be significantly improved. The Schottky junction can be directly embedded in the NW/DNW isolation ring without increasing the anode-to-cathode spacing of the parasitic p-n-p-n path in layout. The realization of Schottky junction is fully process-compatible to standard CMOS process with the fabrication supported by foundry. The Schottky junction embedded in the DNW structure is a good solution for latch-up prevention in CMOS ICs with negative voltage supply.

#### REFERENCES

- [1] C.-C. Hsieh and M.-D. Ker, "Design of multi-channel monopolar biphasic stimulator for implantable biomedical applications," in *Proc. IEEE 61st Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2018, pp. 1–2, doi: 10.1109/MWSCAS.2018.8623995.
- [2] M. Kohani and M. Pecht, "Malfunctions of medical devices due to electrostatic occurrences big data analysis of 10 years of the FDA's reports," *IEEE Access*, vol. 6, pp. 5805–5811, Dec. 2018, doi: 10.1109/ACCESS.2017.2782088.
- [3] M.-D. Ker and W.-J. Chang, "ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers," *IEEE Trans. Electron Devices*, vol. 55, no. 6, pp. 1409–1416, Jun. 2008, doi: 10.1109/TED.2008.920972.
- [4] R.-K. Chang and M.-D. Ker, "Design of high-voltage-tolerant power-rail ESD protection circuit for power pin of negative voltage in low-voltage CMOS processes," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 40–46, Jan. 2020, doi: 10.1109/TED.2019.2954754.
- [5] Y. Huh, K. Min, P. Bendix, V. Axelrad, R. Narayan, J.-W. Chen, L. D. Johnson, and S. H. Voldman, "Chip level layout and bias considerations for preventing neighboring I/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies," in *Proc. Elect. Overstress/Electrostatic Discharge Symp.*, Sep. 2005, pp. 100–107.
- [6] D. A. Neamen, *Semiconductor Physics and Devices*. New York, USA: McGraw-Hill, 2011.
- [7] J.-W. Lee, Y.-F. Chang, C.-W. Hsu, T.-C. Tsai, W.-Y. Lin, and M. H. Song, "Novel isolation ring structure for latch-up and power efficiency improvement of smart power IC's," in *Proc. 35th Elect. Overstress/Electrostatic Discharge Symp.*, Sep. 2013, pp. 1–5.
- [8] C.-K. Chen, C.-F. Huang, Y.-F. Chang, J.-W. Lee, S.-M. Cheng, and M. H. Song, "Schottky emitter high holding voltage ESD clamp in BCD power technology," in *Proc. Elect. Overstress/Electrostatic Discharge Symp.*, Sep. 2012, pp. 1–6.
- [9] M. P. Lepselter and S. M. Sze, "Silicon Schottky Barrier diode with near-ideal I-V characteristics," *Bell Syst. Tech. J.*, vol. 47, no. 2, pp. 195–208, Feb. 1968, doi: 10.1002/j.1538-7305.1968.tb00038.x.