

ESD Protection Design: Fundamentals and Advanced Strategies

Chun-Yu Lin¹ (Senior Member, IEEE) and Ming-Dou Ker¹ (Fellow, IEEE)
(Invited Paper)

Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

CORRESPONDING AUTHORS: C.-Y. LIN (e-mail: cy.lin@ieee.org) AND M.-D. KER (e-mail: mdker@ieee.org)

This work was supported by the National Science and Technology Council, Taiwan, under Contract NSTC 113-2221-E-A49-190-MY3, Contract 112-2221-E-A49-147-MY3, and Contract 110-2622-8-009-017-TP1.

ABSTRACT Electrostatic discharge (ESD) remains a critical reliability issue in CMOS technologies. This article reviews the fundamentals of ESD phenomena and introduces representative on-chip protection structures. To address the shrinking margin between supply voltage and gate oxide breakdown, the concept of the ESD design window is introduced as a fundamental constraint for selecting and sizing protection devices. The inherent tradeoff between ESD robustness and latch-up immunity is also addressed, highlighting strategies to prevent accidental activation during normal operation. It is further indicated that effective ESD protection is a comprehensive chip-level requirement that extends beyond I/O pads to include robust power-rail clamping and internal protection. Diode-based protection, silicon-controlled rectifier (SCR)-based devices, and MOS clamps are discussed with emphasis on their operating principles, discharge paths, and design tradeoffs. The coordination between I/O protection and power-rail clamps is highlighted as an essential requirement for forming complete discharge paths during ESD events. In addition to presenting the key device and circuit concepts, this article also clarifies how these structures are typically integrated into practical chip designs, providing readers with both intuitive understanding and circuit-level design guidelines that can be directly applied in design practice. Finally, future challenges are outlined, including the impact of advanced technology scaling, 3-D integration, chiplet-based architectures, and increasingly stringent system-level standards. By combining fundamental insights with circuit-level perspectives, this article aims to serve as a clear and accessible tutorial foundation, helping circuit designers and researchers build a comprehensive understanding of ESD protection for modern and future semiconductor technologies, and supporting continued progress in reliable electronic system design.

INDEX TERMS CMOS integrated circuits (ICs), electrostatic discharge (ESD), on-chip electrostatic discharge (ESD) protection design.

I. INTRODUCTION

ELECTROSTATIC discharge (ESD) has long been recognized as one of the most critical reliability concerns in integrated circuit (IC) products [1], [2]. Even a single discharge event can permanently damage thin gate oxides, interconnects, or junctions, leading to catastrophic device failure or latent reliability degradation in the field. As modern ICs are deployed in increasingly diverse applications—from mobile systems and high-performance computing to automotive and Internet of Things (IoT) platforms—the robustness of on-chip ESD protection has become an indispensable requirement for ensuring product reliability and customer confidence.

Technology scaling, however, has introduced profound challenges to ESD protection design [3], [4], [5]. To illustrate the increasing challenge, Fig. 1 shows the typical gate oxide breakdown voltage under ESD-like pulses across successive CMOS technology nodes, revealing a continuous reduction in withstand voltage as devices scale [6], [7]. This trend highlights the shrinking design margin, where the ESD design window must be carefully managed to ensure protection devices trigger and clamp between the supply voltage and the declining oxide breakdown threshold. As CMOS nodes advance into nanometer regimes, devices must operate with ultrathin gate oxides, reduced breakdown voltages, and lower design margins. At the same time, higher integration density




FIGURE 1. Scaling of the ESD design window across CMOS technology nodes.

and heterogeneous system-on-chip architectures significantly increase the number of vulnerable interfaces. Emerging technologies such as FinFETs, gate-all-around (GAA) devices, 3-D ICs, and advanced packaging further complicate ESD design, as their unconventional device structures and current paths alter the behavior of protection devices under stress. In addition, as illustrated in Fig. 2(a), the primary ESD entry points occur at the chip's I/O pads and supply rails, accounting for both one-node and two-node stress constraints that require specific protection strategies. Without the efficient protection, Fig. 2(b) illustrates the resulting ESD damage on an nMOS device after -500 V charged-device-model (CDM) stress [8]. The traditional protection techniques may be less effective and demand new design methodologies to ensure robustness without sacrificing area efficiency or performance.

This article provides a structured overview of ESD protection design from both fundamental and advanced perspectives. The discussion begins with the essential principles of ESD phenomena and standard test models, followed by device physics, circuit-level design guidelines, and layout considerations. Advanced protection strategies suitable for mixed-voltage, high-frequency, and scaled technologies are subsequently introduced. Reliability case studies, modeling approaches, and emerging challenges in future technology nodes are also highlighted, offering practical insights to solid-state circuit designers addressing the realities of ESD in modern integrated systems.

II. ESD PHENOMENA AND TEST METHODS

A. CHARGE GENERATION AND DISCHARGE MECHANISMS

ESD originates from the accumulation of electric charge on insulators, conductors, or semiconductor devices, followed by a sudden discharge when a potential difference exceeds the breakdown threshold of an intervening medium. In practical scenarios, charges are generated by triboelectric effects (e.g., human handling), inductive charging, or device processing steps. The amount of stored energy is often sufficient to damage thin gate oxides, interconnects, or junctions in ICs.

When discharge occurs, the current is released through direct conductive paths, either externally through a tester




FIGURE 2. (a) Block diagram of I/O pads and supply rails as ESD entry points and (b) ESD damage on an nMOS device after -500 V CDM stress [8].

or handling environment, or internally through junctions and interconnects inside the IC. These events feature fast transients of several amperes within nanoseconds, often leading to localized heating, oxide rupture, or metallization damage; specific quantitative details are provided in Section II-B. Because the time constants, peak currents, and energy involved can vary depending on the charging scenario, standardized stress models have been defined to represent typical conditions.

B. COMMON ESD STRESS MODELS AND TEST STANDARDS

To ensure reproducible evaluation of device robustness, several standardized models have been developed to emulate typical charging and discharge conditions. These are generally categorized into component-level models—including the human body model (HBM), machine model (MM), and CDM—and system-level models, such as the human metal model (HMM).

1) HUMAN BODY MODEL

HBM represents a charged human touching a device. Different industry standards are applied depending on the application domain. According to U.S. Military Standard, HBM testing is primarily specified for discrete components and certain driver ICs [9]. For consumer-grade electronic products, HBM qualification generally follows JEDEC standards [10]. In contrast, for automotive applications, reliability requirements are defined by the Automotive Electronics Council standard for ICs [11]. In these standards, the equivalent circuit of HBM is a 100 pF capacitor discharged through a 1.5 k Ω resistor. As 2 kV is widely adopted as a standard HBM stress level in reliability qualification, the resulting current pulse for a 2 kV HBM typically peaks at approximately 1.3 A with a rise time of ~ 10 ns [12], [13]. HBM is historically the most widely adopted qualification model and remains the baseline for handling robustness.

2) MACHINE MODEL

MM represents a direct discharge from a metallic object, such as automated handling equipment [14]. The model uses a 200 pF capacitor and essentially no series resistance, leading to a faster rise time and higher peak current compared

to HBM. The MM has become less commonly specified in recent years, because the original failure mechanisms it simulated are now either eliminated by modern ESD controls or better represented by HBM and CDM methods [7], [15].

3) CHARGED-DEVICE-MODEL

CDM represents the case where the device itself becomes charged and then discharges upon contact with ground or another conductor. Unlike multipin stress models, CDM is fundamentally a one-pin test mode, where the discharge occurs through a single pin while the rest of the device remains floating. For consumer electronic products, CDM testing and qualification are typically carried out in accordance with JEDEC standards [16]. On the other hand, automotive ICs will comply with the reliability requirements specified by the Automotive Electronics Council [17]. The discharge characteristics are heavily influenced by the package type and size; specifically, the package's parasitic capacitance and lead inductance significantly contribute to the peak current and oscillation frequency of the waveform. The equivalent circuit consists of the device capacitance and discharge inductance, leading to subnanosecond rise times and very high peak currents at ampere level. As 500 V is used as a CDM stress level in reliability qualification, the resulting current pulse with a 6.8 pF load may peak as high as 7.2 A with a rise time of <0.25 ns [18]. CDM has become the dominant concern in modern IC qualification, as shrinking technology nodes and increasing integration levels make devices more vulnerable to fast discharge events.

4) HUMAN METAL MODEL

Expanding beyond component-level standards, the HMM characterizes ESD robustness by emulating a person discharging through a metallic interface [19]. The HMM transients exhibit much higher peak currents and accelerated rise times compared to HBM. This makes HMM a critical metric for assessing the protection levels of externally accessible pins [20].

The simplified equivalent circuits for HBM, MM, and CDM are illustrated in Fig. 3, emphasizing the capacitance and resistance of each model. A comparison of typical current waveforms for HBM and CDM is shown in Fig. 4. While MM was historically included in qualification flows, it is not emphasized in waveform comparisons because it has largely been phased out of current industry practice. Therefore, Fig. 4 focuses on the typical current waveforms for HBM and CDM. The HBM waveform is slower with a lower peak current, while CDM exhibits a sharp, high-amplitude spike, demonstrating the distinct challenges each model poses to IC protection design.

C. ALTERNATIVE TEST METHODS AND STANDARDS

At the qualification level, the HBM and CDM remain the industry standards to guarantee a minimum robustness of IC




FIGURE 3. Equivalent circuits of standardized ESD stress models (a) HBM, (b) MM, and (c) CDM.




FIGURE 4. Discharge current waveforms of 2 kV HBM and 500 V CDM.

products. While these models are essential for device-level qualification, they provide limited insight into the detailed behavior of protection devices under stress.

For characterization and design purposes, transmission-line-pulse (TLP) testing has become a fundamental methodology [21], [22], [23]. TLP applies rectangular current pulses, typically with a rise time of 1–10 ns and a duration of 100 ns, allowing extraction of quasi-static I–V characteristics by averaging current and voltage data within a specific capture window to emulate steady-state device behavior under ESD-like stress. The measured TLP curve directly shows device trigger voltage, holding voltage, turn-on resistance, and failure current. This makes TLP an indispensable tool for comparing protection devices and validating circuit-level design choices. A simplified TLP setup is illustrated in Fig. 5, showing the generation of TLP I–V characteristics: a pulse from the voltage source is applied to the circuit under test through the 50 Ω line, and the resulting current and voltage responses are measured to construct the I–V curve.

As ESD events, especially CDM, often involve much faster transients, very-fast-TLP (VF-TLP) has been developed to extend this methodology [24], [25]. VF-TLP generates subnanosecond rise time pulses with widths on the order of a few nanoseconds, enabling the characterization of device response under CDM-like conditions. This allows designers to extract the voltage overshoot directly from the transient




FIGURE 5. Simplified TLP system architecture and the pulse-based I-V measurement principle.




FIGURE 6. TLP I-V curve highlighting V_{t1} , V_h , R_{on} , and I_2 .

time response, while also capturing turn-on speed and clamping efficiency, all of which are critical for advanced nodes and high-speed I/O protection.

TLP and VF-TLP data provide quantitative information about device triggering voltage, holding voltage, on-resistance, and failure current levels. By comparing these extracted parameters with realistic stress waveforms, designers can estimate whether an on-chip protection structure is likely to sustain actual operating environments. Fig. 6 shows a typical TLP I-V curve with key parameters, including trigger voltage (V_{t1}), holding voltage (V_h), turn-on resistance (R_{on}), failure current (I_2), circuit supply voltage (V_{DD}), and gate oxide breakdown voltage (V_{BD}) [26]. These parameters provide the link between laboratory stress data and practical circuit-level protection design. The ESD design window is defined by the V_{DD} and the V_{BD} . To ensure effective protection, the device parameters V_{t1} , V_h , and I_2 must be carefully optimized to fit within this window, ensuring the device triggers and holds above V_{DD} to avoid false conduction while clamping the transient voltage safely below V_{BD} .

D. FAILURE CRITERIA AND INTERPRETATION FOR DESIGNERS

Determining whether a device has “failed” under ESD stress is inherently dependent on both the applied test methodology and the functional requirements of the target product. Standard ESD test methods typically define failure in terms of parametric shifts—such as variations in leakage current, I-V characteristics, or other DC parameters—used as quantitative criteria for device degradation. From a system or product perspective, the acceptable level of degradation is governed by functional performance requirements, including parameters such as timing stability, gain, noise figure, communication integrity, or other application-specific

metrics [27]. Parametric failure criteria provide precise, repeatable measurements that are useful for characterizing device robustness, whereas functional performance criteria better reflect real-world system impact but can be less consistent and harder to quantify. Furthermore, ESD stress can cause latent damage, where the device remains functional immediately after the event but suffers from internal physical defects that accelerate aging and lead to premature field failure.

For circuit designers, interpreting failure data requires linking the underlying physical mechanisms to critical design parameters. For example, a low trigger voltage may result in unintended leakage during normal operation, while insufficient holding voltage can increase susceptibility to latch-up. Similarly, the I_2 parameter defines the maximum survivable current, directly influencing the sizing and selection of protection devices. By understanding both the test methodology and the defined failure criteria, designers can translate ESD test results into actionable design decisions that balance robustness, leakage, and overall functional performance.

E. COMPREHENSIVE ESD ROBUSTNESS EVALUATION

In ESD qualification of ICs, all relevant discharge paths within the device must be thoroughly evaluated [9], [10], [11]. For I/O pads, four primary test modes are commonly used: positive-to- V_{SS} (PS), negative-to- V_{SS} (NS), positive-to- V_{DD} (PD), and negative-to- V_{DD} (ND), as shown in Fig. 7(a)–(d) [28], [29], [30]. In addition, I/O-to-I/O testing is performed to assess discharge between pins and ensure that no signal path is vulnerable under transient conditions [28], [29]. For high-pin-count devices, a “Group Pins” test methodology is often employed to improve testing efficiency; in this approach, multiple pins—typically those within the same power domain or functional group—are stressed simultaneously against a common reference pin or rail. Within the power domain, V_{DD} -to- V_{SS} testing is conducted to assess the basic robustness of the supply network, as shown in Fig. 7(e) and (f) [30]. Stress between multiple supply rails, such as V_{DD1} -to- V_{DD2} , is also performed to evaluate the robustness of the internal power network [31], [32]. It should be noted that this discussion excludes charge CDM testing; CDM tests are performed separately and involve both positive and negative discharge on each individual pin to evaluate pin-level susceptibility to fast pin-to-ground discharge events [16], [17].

When an IC is specified with an ESD rating of, for example, 2 kV, this requirement applies to all defined modes. Each mode must pass at the specified voltage level, ensuring that the device exhibits uniform robustness across all I/O and power configurations. This includes the Group Pins configuration, where the cumulative leakage or functional shift of the group must stay within specified limits to ensure no individual pin has been compromised. This approach guarantees that the declared ESD specification accurately reflects the minimum withstand capability of the IC across its complete set of internal discharge paths.




FIGURE 7. Common test modes applied to I/O and power rails (a) PS, (b) NS, (c) PD, (d) ND, (e) positive V_{DD} -to- V_{SS} , and (f) negative V_{DD} -to- V_{SS} .

F. CIRCUIT AND SYSTEM-LEVEL PRACTICAL CONSIDERATIONS

ESD robustness remains a critical requirement across semiconductor products. While HBM provides a baseline qualification target for manual handling, CDM better reflects risks in automated assembly and high-speed systems. For advanced CMOS nodes with thin gate oxides and low supply voltages, CDM failures often dominate due to their extremely fast and intense current transients. At the system level, ESD events can also couple into IC pins through cables, connectors, and PCB traces, creating stress beyond device-level qualification standards. Consequently, chip-level protection must be co-designed with package and board-level safeguards to ensure end-product compliance with standards such as IEC 61000-4-2 [33].

From a circuit design perspective, these requirements directly impact I/O buffer topology, pad-ring layout, and clamp circuit architectures. Effective ESD protection must balance robustness with leakage, capacitance, and performance, making the understanding of ESD fundamentals essential for guiding practical circuit-level design choices. In advanced nodes, the reduced voltage headroom and thinner gate dielectrics further tighten these tradeoffs, requiring innovative device structures and circuit techniques. Moreover, high-speed and RF interfaces impose strict capacitance limits, forcing designers to integrate protection structures with minimal parasitic loading. As a result, ESD consider-




FIGURE 8. Cross sections and equivalent circuits of common ESD devices (a) diode, (b) nMOS, and (c) SCR.

ations are not isolated reliability checks but an integral part of the overall circuit architecture, influencing how modern solid-state circuits are conceived, optimized, and qualified.

III. ESD PROTECTION DEVICE PHYSICS AND BEHAVIOR

A. COMMON ON-CHIP ESD PROTECTION DEVICES

On-chip ESD protection structures are indispensable in CMOS technologies because they can be implemented within standard design rules while still providing a rapid, low-impedance path for discharging large transient currents away from sensitive circuits. The most commonly adopted elements include diodes [30], [34], [35], [36], [37], [38], [39], MOSFETs [40], [41], and silicon-controlled rectifiers (SCRs) [42], [43], [44], [45], [46], [47], [48], as illustrated in Fig. 8, each offering distinct advantages and challenges in design. Their corresponding I-V characteristics are shown in Fig. 9, which reveal the conduction behavior of these devices under ESD stress.

1) DIODES

Diodes, shown in Fig. 8(a) with their I-V curve in Fig. 9(a), are the simplest and most frequently used ESD protection devices [34], [35], [36], [37], [38], [39]. The active regions are electrically isolated by the shallow trench isolation (STI), indicated in gray in Fig. 8. The diodes are typically placed between the I/O pad and the power or ground rails, providing a low-impedance conduction path during a positive ESD pulse. The I-V curve demonstrates the exponential forward conduction once the pad voltage exceeds the threshold of approximately one diode drop above the rail. Under negative ESD stress, however, the diode relies on avalanche breakdown to conduct current, and its discharge capability is significantly weaker due to the higher turn-on resistance and




FIGURE 9. Typical I-V characteristics of (a) diode, (b) nMOS, and (c) SCR.

limited robustness in reverse mode. As a result, diodes are highly effective for positive stress but less reliable for handling negative stress on their own. Their overall performance is still constrained by device area and parasitic capacitance; larger diodes can sustain more current but increase capacitance at the I/O node.

2) MOSFETs

MOSFET-based protection devices, represented by the nMOS in Fig. 8(b) with its corresponding I-V curve in Fig. 9(b), provide an important discharge path that combines both MOS channel conduction and parasitic bipolar conduction [30], [40], [41]. The gate connection is specifically configured—either tied to the ground for a gate-grounded nMOS (GGNMOS) or connected to a triggering circuit—to determine the specific voltage at which the device activates. During an ESD event, the MOS channel may conduct when triggered through external circuitry such as RC-coupled clamps, offering a controllable low-impedance path. At the same time, avalanche breakdown of the drain-substrate junction can activate the parasitic lateral n-p-n transistor, driving the device into snapback. Consequently, this device operates not merely as a conventional MOSFET but as a bipolar-MOS (BIMOS) hybrid during an ESD event, leveraging the parasitic BJT path to achieve high current-handling capability. This dual conduction mechanism is reflected in the I-V characteristic, where the device transitions from an initially high-impedance state to a low-resistance conduction state defined by the trigger voltage and holding voltage. The coexistence of channel conduction and parasitic bipolar action makes nMOS devices both versatile and robust in handling ESD currents. To ensure stable operation and prevent localized failure, techniques such as multifinger

segmentation, ballast resistors, and silicide blocking are commonly applied to enhance current uniformity and thermal reliability.

3) SILICON-CONTROLLED RECTIFIERS

SCR-based protection devices, depicted in Fig. 8(c) and corresponding to the I-V curve in Fig. 9(c), exhibit exceptionally high current-handling capability per unit area due to their regenerative conduction mechanism and very low on-state resistance [42]. Nevertheless, their relatively high trigger voltage can delay turn-on during an ESD event, potentially exposing the protected circuitry to excessive stress. To address this limitation, several structural variants have been developed to lower the trigger voltage while maintaining robustness [43], [44], [45]. In addition, the inherently low holding voltage of conventional SCRs raises latch-up concerns when it overlaps with the normal operating range [46], [47]. In spite of these challenges, the low parasitic capacitance of SCR-based devices renders them highly suitable for high-speed and RF applications, provided that thorough verification is performed to ensure stable and reliable operation [48].

4) RESISTORS

Although resistors are not explicitly illustrated in Fig. 8, they play an important complementary role when combined with the primary protection structures. Depending on their function, these components are typically implemented as unsilicided polysilicon resistors for RC-trigger networks, or as diffusion resistors for ballasting to ensure current uniformity across multifinger structures. Small series resistors can also be used to suppress voltage overshoot and limit peak current in the signal path [49], yet their inherent resistance and capacitance may degrade signal integrity, so their values must be carefully optimized. Shunt resistors are employed [50], and resistors in RC-trigger networks facilitate the rapid activation of rail clamps [51], [52].

B. KEY PHYSICAL INSIGHTS RELEVANT FOR CIRCUIT DESIGNERS

In practice, robust on-chip ESD protection relies on the coordinated use of multiple device types. Diodes provide the fastest pad-to-rail discharge path, MOSFETs extend conduction through snapback or triggered clamps across the power rails, and SCRs deliver superior current-handling capability when area efficiency is critical. Together with careful management of electrothermal effects, these elements form the foundation of reliable and scalable ESD protection strategies in advanced CMOS technologies.

For circuit designers, a clear understanding of these physical mechanisms is essential to making effective tradeoffs. Diodes offer simple and fast protection but add junction capacitance, which limits their suitability for high-frequency I/O. nMOS devices are highly versatile and provide strong discharge capability, particularly for power-rail clamps, but

they exhibit even larger parasitic capacitance than diodes, making them less attractive for high-frequency I/O. In addition, careful layout is required to ensure uniform triggering and to avoid single-finger burnout. SCRs provide excellent current efficiency, but their trigger and holding voltages must be engineered to align with the supply rails to prevent latch-up. Resistive elements can aid current sharing and timing control, but they introduce voltage drops and area overhead that must be considered.

It is, therefore, critical to recognize that ESD protection devices do not behave as ideal switches. Their conduction characteristics are governed by parasitic bipolar effects, snapback dynamics, and electrothermal interactions. These physical insights inform the sizing, triggering schemes, and layout practices necessary to integrate protection structures effectively, ensuring robust ESD resilience without compromising normal circuit performance.

IV. ESD PROTECTION CIRCUIT DESIGN PRINCIPLES

A. WHAT DEFINES “GOOD” ESD PROTECTION

A “good” ESD protection design is not only about surviving qualification tests but also about ensuring long-term circuit reliability with minimal penalty. Its quality can be evaluated along four key dimensions [53].

1) ROBUSTNESS

Robustness refers to the intrinsic ability of the clamp device to safely conduct the full ESD current without failure. This depends on several factors, including the device’s area, current distribution uniformity, and thermal handling capability. In the context of the ESD design window, robustness is quantitatively defined by the I_{t2} , which must exceed the peak current of the target ESD specification. Proper layout and sizing ensure that no single device region experiences excessive current density or localized heating that could lead to permanent damage. Material choices and process variations also influence robustness, making it critical to design with realistic worst-case conditions in mind.

2) EFFECTIVENESS

Effectiveness measures how well the protection network limits voltage at the protected node to safe levels. A highly effective ESD network prevents destructive overstress of sensitive circuits connected in parallel to the protection structures. To achieve this, the device must operate strictly within the ESD design window: the V_{t1} must remain below the V_{BD} to prevent dielectric failure, while the V_h must be maintained above the V_{DD} to provide immunity against latch-up events. This requires careful placement of clamps, proper triggering thresholds, and coordination across multiple device types to ensure that voltage spikes are shunted quickly and efficiently to the power rails or ground.

3) SPEED

Speed is crucial because ESD events, particularly CDM transients, can rise to damaging levels in subnanosecond timescales. The protection clamp must activate fast enough to suppress voltage overshoot before it exceeds the breakdown limits of on-chip devices. Factors affecting speed include device parasitics, trigger voltage, and layout-dependent RC delays, all of which must be optimized to achieve near-instantaneous conduction.

4) TRANSPARENCY

Transparency denotes the ability of the protection circuit to remain effectively invisible during normal operation. This includes minimizing added capacitance on high-frequency/high-speed I/O lines, avoiding leakage currents in low-power designs, ensuring proper behavior during power-on or hot-plug events, and maintaining tolerance to multiple voltage domains in mixed-signal circuits. A transparent ESD design protects without compromising the intended electrical performance or functional specifications of the system.

Taken together, these criteria define what makes an ESD protection circuit both robust under stress and nonintrusive during normal operation. Achieving a balance among robustness, effectiveness, speed, and transparency is the central challenge for circuit designers, particularly in advanced CMOS technologies where device dimensions are shrinking, and operational margins are tight.

B. TRADEOFFS: AREA, LEAKAGE, CAPACITANCE, SPEED

The design of ESD protection circuits inevitably involves a set of tradeoffs among robustness, leakage, parasitic capacitance, and speed. From a circuit design perspective, the width and area of protection devices play a critical role: wider MOS transistors or larger diode junctions can conduct higher current densities, thereby enhancing robustness, but this improvement comes at the expense of silicon area and manufacturing cost. Furthermore, larger devices usually exhibit increased junction capacitance, which directly limits the bandwidth of high-frequency interfaces such as RF transceivers or SerDes channels.

Leakage current is another fundamental constraint. Low-threshold diodes or MOS clamps provide fast triggering and better robustness, but their off-state leakage degrades power efficiency, which is unacceptable in ultralow-power systems. To address this challenge, designers often employ dynamic triggering methods, such as RC -triggered clamps or gate-coupled MOSFETs, which remain “off” in normal operation and only activate during an ESD transient. These approaches minimize standby leakage without compromising the required robustness.

The tradeoff between speed and stability is particularly evident in CDM protection. Circuit structures with very fast triggering—such as gate-coupled nMOS devices—can respond within picoseconds and protect against rapid voltage

transients. However, their sensitivity also raises the risk of false activation during normal I/O transitions or hot-plug events. To mitigate such risks, the distinction between dynamic and static triggering mechanisms is critical. While dynamic sensing provides rapid activation by responding to the fast rise time of an ESD event, it can be prematurely triggered by the steep voltage slopes encountered during hot-plugging. Conversely, static sensing offers higher stability in these scenarios by ensuring the clamp only activates when a specific voltage threshold is exceeded. A more detailed comparative analysis of these triggering strategies, specifically within power-rail ESD protection circuits, will be provided in Section V-C. Careful selection of RC time constants, triggering thresholds, and device sizing is essential to achieve reliable operation without performance penalties.

V. ESD PROTECTION CIRCUIT DESIGN

METHODOLOGIES AND LAYOUT CONSIDERATIONS

A. DESIGN METHODOLOGIES AND PROTECTION STRATEGIES

A systematic ESD design begins with an analysis of the IC's most vulnerable nodes and the possible discharge paths. Modern ICs typically adopt a two-level protection strategy consisting of local I/O clamps and global power-rail clamps. I/O clamps, placed directly at the bond pads, serve as the first line of defense against surges entering through signal lines. Depending on the application, these clamps may be realized with simple diode strings to the supply rails [34], [35], [36], [37], [38], [39], grounded-gate nMOS (ggNMOS) transistors [40], [41], or SCR [42], [43], [44], [45]. For RF and high-speed interfaces, designers often adopt low-capacitance devices to minimize the parasitic loading on sensitive signal lines [48], [54].

It is important to emphasize that effective ESD protection is not limited to I/O interfaces; rather, it requires a holistic chip-level approach to safeguard internal circuits and power domains. The second layer of protection is provided by power-rail ESD clamps, which actively guide the majority of the ESD current to ground. By using a dedicated power-rail ESD protection circuit, the ESD current can be efficiently directed along a controlled low-impedance path, significantly enhancing the whole-chip ESD protection level [55]. Furthermore, the parasitic resistance of the power and ground rails must be accounted for in this holistic approach; excessive rail resistance can cause significant IR drops during high-current ESD events, potentially elevating the voltage at the internal nodes beyond the failure threshold. By minimizing these resistance paths and optimizing the placement of rail clamps, the ESD current can be efficiently directed along a controlled low-impedance path. A widely used implementation is the RC -triggered MOS clamp, where an RC differentiator senses the rapid voltage rise associated with an ESD surge and activates a large MOS transistor to provide a low-impedance discharge path [51], [52]. Alternative solutions include triggered SCRs or hybrid clamps, which combine compact area




FIGURE 10. Whole-chip ESD architecture combining I/O and power-rail ESD protection circuits.




FIGURE 11. (a) Diode-based I/O protection circuit and (b) its discharging paths.

and high robustness [42], [43]. The overall architecture of this whole-chip ESD protection strategy is summarized in Fig. 10, where input/output protection devices cooperate with a global power-rail ESD protection to form a complete ESD protection circuit.

B. EXAMPLE OF I/O ESD PROTECTION CIRCUITS

One of the most common solutions is the diode-based protection structure [34], [35], [36], [37], [38], [39]. As shown in Fig. 11(a), the I/O pad is connected to V_{DD} through the forward diode (D_p) and to V_{SS} through the reverse diode (D_n). During an ESD event, these diodes turn on and divert the surge away from the core circuits. While diode protection is fast and effective, its tradeoff lies in the added junction capacitance, which may limit applicability in very-high-frequency designs. Furthermore, diodes alone cannot provide a direct I/O-to- V_{SS} discharge path. Instead, the discharge current must pass through D_p into V_{DD} and then rely on a power-rail ESD protection circuit to complete the discharge to V_{SS} , as illustrated in Fig. 11(b). By incorporating an efficient power-rail ESD protection circuit, the discharge current from the I/O pad can be quickly directed through the forward diode into the V_{DD} or V_{SS} line and then discharged via the




FIGURE 12. (a) SCR-based I/O protection circuit and (b) its discharging paths.

power-rail ESD protection circuit. This mechanism allows the ESD devices connected at the I/O pad to remain small, since the ESD current is discharged through the forward diode with relatively low clamping voltage. Even with compact ESD devices at I/O pad, the overall protection level can still reach several kilovolts in HBM testing when the power-rail ESD protection circuit assists the discharge. This cooperative discharge mechanism thus enables a low-capacitance ESD protection structure to achieve both high ESD robustness and minimal parasitic loading, making it suitable for high-frequency applications.

To further enhance robustness, SCR-based devices are also widely adopted because of their strong current-handling capability and compact layout efficiency [42], [43], [44], [45]. The discharge paths of an SCR may exist between the I/O pad and either V_{DD} or V_{SS} . One example is illustrated in Fig. 12(a), where the SCR device provides a direct I/O-to- V_{SS} discharge path, and its intrinsic p-n junction offers an additional I/O-to- V_{DD} path. In parallel, D_N conducts from V_{SS} to I/O, and the power-rail ESD protection circuit completes the discharge between V_{DD} and V_{SS} . The discharging paths are illustrated in Fig. 12(b). This combined protection strategy enables fast initial conduction through the diodes while leveraging the SCR to sustain high current flow, thereby improving overall ESD robustness. Nevertheless, designers must ensure that the SCR holding voltage remains higher than the nominal supply voltage to avoid latch-up [46], [47].

While this cooperative mechanism is straightforward within a single power domain, modern SoCs frequently use multiple power supply rails (V_{DD1} , V_{DD2} , etc.) to optimize performance and power. In such multipower domain environments, additional back-to-back diode strings or cross-domain clamps must be implemented to facilitate discharge between




FIGURE 13. Power-rail ESD protection circuits with ESD clamp device and (a) ESD-transient rise time sensing and (b) voltage-level sensing.

disparate supply rails, ensuring that internal circuits are not damaged by interdomain voltage differentials [31], [32].

C. EXAMPLE OF POWER-RAIL ESD PROTECTION CIRCUITS

A typical power-rail ESD protection circuit consists of an ESD-transient detection circuit and an ESD clamp device. The detection circuit may be designed to sense either the steep voltage rise associated with an ESD event or the absolute voltage level across the supply rails. The clamp device itself is typically realized using a large nMOS transistor—often referred to as “BigFET.”

The RC-inverter-nMOS implementation, illustrated in Fig. 13(a), represents one of the most straightforward approaches [51]. In this design, an RC network monitors the transient rise time on the power rails, and the output of an inverter is used to drive a large nMOS transistor that provides a low-impedance discharge path between V_{DD} and V_{SS} . From a latch-up perspective, the RC time constant must be carefully tuned; if the turn-off delay is too long, the BigFET may remain conductive after the ESD event subsides, potentially sustaining a low-impedance path that triggers a localized latch-up event or thermal runaway under normal bias. Alternatively, a voltage-level detection circuit can be employed, as illustrated in Fig. 13(b). In this scheme, the detection unit monitors the absolute voltage across the supply rails instead of relying on the transient rise time [55], [57]. To ensure latch-up immunity, the activation threshold of this voltage-level detector must be set higher than the maximum allowable V_{DD} to prevent the clamp from being triggered by power supply noise or ripples during normal operation. When the rail voltage exceeds a predetermined threshold during an ESD event, the detection circuit activates the BigFET device, thereby creating a robust discharge path from V_{DD} to V_{SS} . These approaches allow the clamp device to remain inactive during normal power-on conditions.

Furthermore, in applications such as artificial intelligence (AI) server circuit boards, where hot-swap or board replacement operations are frequent, it is critical to prevent false triggering of power-rail ESD protection circuits during fast power-on events. Rapid powering-on of a board can generate voltage transients that resemble ESD stress, which




FIGURE 14. Power-rail ESD protection circuit with BigFET ESD clamp device and both ESD-transient and ESD-voltage detection circuits.




FIGURE 15. FinFET diode layouts (a) nonrotated and (b) rotated for reduced resistance.

may inadvertently activate conventional power-rail ESD protection circuits and cause unnecessary current conduction, potential voltage droop, or even device damage. To address this challenge, a specialized power-rail ESD protection circuit with dynamic timing-voltage detection can be employed. This circuit continuously monitors the ramp of the supply voltage during power-on and compares it against a pre-defined timing and voltage threshold. Only when the detected event exceeds the genuine ESD criteria does the clamp activate, providing a controlled low-impedance discharge path. This approach not only ensures that the IC remains protected against real ESD strikes but also prevents false conduction that could disrupt normal board operation during hot-swap or rapid initialization procedures. Fig. 14 illustrates a conceptual schematic of this fast power-on aware power-rail ESD clamp, showing the dynamic timing-voltage detection circuit interfaced with the main ESD clamp device [58], [59], [60]. By integrating such a mechanism, the whole-chip ESD protection level is significantly enhanced, particularly in environments requiring frequent hot-swap operations, without compromising device reliability or standby power performance.

D. LAYOUT CONSIDERATIONS AND CIRCUIT-LAYOUT COUPLING

Even the most carefully designed clamp circuits can fail if the layout implementation is inadequate. Since ESD events involve extremely high transient currents, the parasitic resistances of interconnects strongly influence actual performance. Fig. 15 compares two diode layouts in FinFET technology [61], [62]. In Fig. 15(a), the diode is aligned along the fin direction, whereas in Fig. 15(b), the diode is rotated to be perpendicular to the fins. This rotated configuration allows current to flow through multiple fins in parallel,

reducing the effective series resistance and enhancing the device's current-handling capability [63]. Consequently, the rotated diode structure improves the uniformity of ESD triggering and provides more reliable protection, mitigating the adverse impact of parasitic resistances in advanced FinFET circuits.

Similarly, MOS-based clamps are typically implemented in multifinger configurations [40], [41]. Without careful design, current crowding may cause one finger to fail prematurely, compromising the robustness of the entire device. In power-rail protection, large-width MOS transistors, often referred to as BigFETs, are used to handle the high current conduction required during an ESD surge. However, these BigFETs must be carefully laid out to avoid resistive bottlenecks and ensure uniform gate biasing [64], [65]. Therefore, the co-design of circuit topology and layout is essential to achieve the intended protection performance.

VI. ADVANCED ESD PROTECTION STRATEGIES

A. CDM-SPECIFIC DESIGN APPROACHES

As CDM events exhibit subnanosecond rise times and ampere-level peak currents, protection devices must switch on almost instantaneously. Conventional HBM-oriented clamps may be inadequate, since their slower response can result in voltage overshoot that threatens thin gate oxides. CDM-tailored solutions therefore emphasize speed and locality, typically employing a two-stage protection hierarchy. In this architecture, a primary stage—consisting of large-area diodes or SCRs—is designed to shunt the bulk of the high-current ESD surge, while a secondary stage—usually a smaller, faster clamp placed directly at the gate of the input buffer—is used to limit the residual voltage below the gate oxide breakdown level. For example, low-capacitance diode strings provide immediate conduction paths with minimal loading on I/Os, as shown in Fig. 16 [66], [67]. In addition, distributed rail clamps are placed closer to pads to reduce inductive delay along supply lines, while local clamps at sensitive nodes are often required to further suppress residual voltage spikes before they propagate into core circuits [68]. Furthermore, CDM protection is not restricted to the I/O periphery; it must also be implemented within the chip core to safeguard internal logic and power-crossing interfaces. In large-scale SoCs, fast-acting core clamps and local decoupling capacitors are strategically distributed throughout the core area to suppress internal voltage transients and protect sensitive thin-oxide transistors from charge-device discharges occurring deep within the silicon. To further enhance robustness, triggered SCRs with fast turn-on assist circuits are frequently employed, combining rapid response with strong current-handling capability [69]. Moreover, active detection schemes have been investigated, where circuits sense the steep voltage ramp associated with CDM discharge and directly bias protection devices into conduction [70].




FIGURE 16. Local clamp for CDM protection with fast triggering near sensitive nodes.




FIGURE 17. High-voltage-tolerant ESD protection using cascoded and bias-assisted devices.

B. MIXED-VOLTAGE I/O WITH HIGH-VOLTAGE-TOLERANT ESD PROTECTION

In advanced SoCs, I/O interfaces often connect low-voltage core circuits to higher-voltage external domains such as 2.5 or 3.3 V. High-voltage-tolerant ESD protection is therefore required to handle electrostatic stress without introducing leakage or overstress during normal operation [52], [71], [72], [73]. This is typically achieved using cascoded transistors, stacked diode strings, or gate-bias-controlled devices that block conduction at normal voltages but provide fast, low-impedance paths during ESD events. Thick-oxide devices or dynamic biasing can further enhance voltage tolerance while maintaining rapid turn-on for ESD robustness. Fig. 17 illustrates a high-voltage-tolerant ESD protection schematic, highlighting stacked devices and biasing techniques that enable reliable ESD conduction across multiple voltage domains. The use of high-voltage I/O increases the risk of latch-up due to the presence of parasitic bipolar transistors formed between the high-voltage nodes and the substrate. To mitigate this, the holding voltage of the protection devices must be carefully engineered to exceed the maximum supply voltage, and stringent layout techniques—such as the implementation of deep n-well isolation and heavily doped guard rings—are required to reduce the gain of parasitic paths and prevent regenerative current conduction.

C. HIGH-SPEED AND HIGH-FREQUENCY APPLICATIONS

In nanoscale CMOS processes, one of the major concerns for high-speed and high-frequency circuits is the parasitic capacitance introduced by ESD protection devices. Such parasitics





FIGURE 18. (a) Illustration of signal degradation due to parasitic capacitance from ESD protection circuits at a high-frequency I/O. (b) Simulated insertion loss versus frequency.

not only attenuate the signal at the I/O interface but also cause impedance mismatch and phase distortion, thereby degrading signal integrity [74]. Fig. 18(a) illustrates the signal loss at the I/O of a core circuit due to the parasitic capacitance (C_{ESD}) of the ESD protection circuit. The simulation results in Fig. 18(b) demonstrate the frequency-dependent loss of the ESD protection circuit [75]. As frequency increases, the capacitive effect becomes more pronounced, resulting in a significant rise in insertion loss. This excessive loss severely degrades the signal integrity and indicates that the design is not suitable for high-frequency applications without further optimization. To address these concerns, several design techniques have been employed to minimize the interaction between ESD devices and sensitive signal paths [54]. Moreover, conventional diode-based clamps become less effective in low-voltage CMOS due to their relatively high forward voltage drop, motivating the development of alternative approaches such as dynamic triggering circuits and optimized SCR structures that combine fast response with reduced loading [76], [77], [78].

An effective configuration for high-frequency I/O protection incorporates a series inductor either in conjunction with a shunt capacitor [79] or positioned between two shunt capacitors, as illustrated in Fig. 19 [45], [80], [81], [82], [83]. This arrangement forms a π -type matching network in which the shunt capacitances are typically provided by diodes or SCRs, while the series inductor is used to adjust the I/O impedance. The combined effect enables broadband impedance matching and mitigates signal loss at high frequencies, both of which are essential for high-speed interfaces. During an ESD event, the diodes or SCRs, together with the power-rail ESD




FIGURE 19. π -type matching network integrating shunt ESD devices with a series inductor.




FIGURE 20. T-coil-based ESD protection circuit achieving broadband impedance matching.

protection circuit, provide the primary discharge path for the ESD current. The series inductor further limits the magnitude of ESD surge currents that could otherwise penetrate into the core circuits. Under normal operation, the inductor also shapes the frequency response of the I/O path, thereby preserving signal integrity.

For wideband applications, specialized circuit techniques have been introduced to mitigate parasitic effects while maintaining robust ESD protection. A representative example is the T-coil-based ESD protection network [84], [85], [86], [87]. As shown in Fig. 20, the T-coil consists of two coupled inductors (L_1 and L_2) placed between the I/O pad and the circuit input, with a shunt ESD device connected at the intermediate node. This configuration enables broadband impedance matching by compensating for the parasitic capacitance of the ESD device and interconnects, thereby improving return loss and minimizing signal reflections. Additionally, the intrinsic coupling capacitance between L_1 and L_2 supports the resonance behavior of the T-coil, further extending bandwidth. During an ESD event, the shunt device provides the discharge path. In terms of CDM protection, the T-coil network functions as an integrated voltage-clamping filter; the mutual inductance and bridge capacitance of the T-coil can be optimized to delay and attenuate the incoming ESD surge. This ensures that the primary shunt device triggers effectively while the secondary residual voltage remains within the safe operating window of the core circuits. Under normal operation, the T-coil network preserves signal integrity across a wide frequency range. Such co-optimized structures demonstrate how ESD robustness and high-frequency performance can be simultaneously achieved in advanced circuit applications.

VII. FUTURE CHALLENGES

A. IMPACT OF CONTINUED TECHNOLOGY SCALING

As CMOS technologies continue to scale into advanced nanometer nodes, ESD protection design faces increasing challenges. The continual reduction in gate oxide thickness and supply voltage limits the voltage margin available for robust ESD protection. Traditional clamp devices, such as large MOSFETs or diode-based structures, suffer from excessive leakage, reduced breakdown voltage, and degraded current-handling capability in these nodes. Crucially, the design of the power distribution network (PDN) becomes a dominant factor in determining whole-chip robustness. In advanced nodes, the increased resistance of narrow metal interconnects necessitates a co-design approach where the PDN is optimized for low impedance to minimize IR drops during ESD transients. Furthermore, the reliability of these interconnects is increasingly threatened by ESD-induced electromigration, where the energy-handling capability of various metal geometries decreases as ESD voltage levels rise, necessitating careful optimization of metal width, length, and routing angles to prevent permanent failure [88]. Moreover, the variability of device characteristics under process corners further complicates the design of reliable ESD clamps. Future research must therefore focus on developing novel device structures and circuit techniques that balance leakage, area efficiency, and robustness while remaining compatible with advanced CMOS design rules.

B. ESD CHALLENGES IN 3-D ICs

3-D ICs present new ESD protection concerns due to their unique architecture. Through-silicon vias (TSVs) and die stacking introduce additional current paths and parasitic coupling mechanisms that can exacerbate ESD stress conditions. Unlike traditional 2-D layouts, ESD currents in 3-D ICs may propagate across multiple dies or through the package stack, leading to complex discharge scenarios [89], [90]. Effective ESD mitigation in these systems relies heavily on the PDN solution, which must provide low-impedance vertical and horizontal discharge paths through the TSVs and micro-bumps. A robust 3-D PDN strategy involves strategically placing decoupling capacitors and interdie rail clamps to stabilize the voltage across the stack and prevent inductive ringing during rapid ESD events. Furthermore, heterogeneous integration in 3-D systems combines dies with different voltage domains and process technologies, which increases the risk of cross-die damage during ESD events. Addressing these challenges requires both device-level and system-level co-design strategies, as well as new testing methodologies tailored for 3-D architectures.

In addition to monolithic 3-D integration, chiplet-based architectures pose similar ESD challenges. In chiplet systems, multiple dies fabricated in different technology nodes are integrated through interposers or advanced packaging. Beyond traditional silicon interposers, fan-out panel-level packaging (FOPLP) has emerged as a key technology for

heterogeneous integration, where ESD protection circuits can be integrated directly into the redistribution layer using thin-film transistors to safeguard core CMOS components [91], [92]. Such heterogeneous integration introduces diverse voltage domains and interchip interconnects that can become vulnerable discharge paths under ESD stress. Unlike traditional single-die protection, ESD design for chiplets requires coordinated strategies across chip, interposer, and package levels to ensure reliable operation.

C. SYSTEM-LEVEL ESD CONSIDERATIONS

While chip-level ESD qualification is traditionally based on HBM or CDM testing, modern electronic products must also meet stringent system-level ESD standards such as IEC 61000-4-2 [33]. At the system level, ESD events are characterized by higher peak currents and faster rise times than traditional component-level models. This discrepancy means that even a chip that passes HBM testing may fail in the actual system environment. To address this gap, the Industry Council on ESD Target Levels introduced White Paper 3, which establishes a framework for reconciling the requirements of semiconductor providers and system OEMs [93], [94], [95]. A central pillar of this framework is the system-efficient ESD design (SEED) methodology, which uses quasi-static and transient modeling to co-optimize the protection provided by the IC and the onboard components. Future directions will need to focus on co-design methodologies that integrate IC, package, and PCB-level protection strategies to ensure reliable system performance under realistic ESD stress conditions.

D. EMERGING APPLICATIONS AND RELIABILITY REQUIREMENTS

Beyond traditional computing and consumer electronics, emerging applications such as 5G communication, automotive electronics, AI accelerators, and IoT devices impose new requirements on ESD protection design. These systems often demand ultralow power consumption, broadband high-frequency performance, and stringent reliability across harsh operating environments. For example, automotive electronics require robust tolerance to IEC-level surges over extended lifetimes. Furthermore, the rise of quantum computing introduces a new frontier for ESD protection; quantum processors and their control interfaces operate at cryogenic temperatures, where traditional semiconductor physics change, and the extremely sensitive qubits can be permanently decohered or damaged by even minute ESD transients. Designing ESD solutions for quantum applications requires a careful balance between providing a low-impedance discharge path and minimizing the thermal noise and parasitic loading that could interfere with quantum state manipulation. As a result, ESD protection must evolve from a purely device-level safeguard to an application-aware design discipline, where circuit robustness, high-frequency integrity, and reliability are co-optimized for the target application domain [96].

VIII. CONCLUSION

This article has presented an overview of on-chip ESD protection. The discussion began with the fundamentals of ESD phenomena and then introduced commonly adopted protection circuits. Diode-based protection, RC -triggered MOS clamps, and SCR devices were explained in terms of their conduction mechanisms and coordination in providing effective discharge paths. These representative examples illustrate the essential design principles that underpin robust ESD protection in CMOS technologies. In addition, their comparative advantages highlight the tradeoffs designers must consider, such as trigger efficiency, leakage control, area overhead, and latch-up immunity. A good ESD protection strategy must also account for the operating temperature range, as thermal variations significantly shift the triggering and holding voltages of protection devices. While elevated temperatures can degrade current-handling robustness due to increased phonon scattering, they simultaneously lower the threshold for latch-up activation, narrowing the safe design window. By understanding both the physical behavior of ESD transients and the circuit-level response of protection structures, engineers can develop solutions that are not only robust but also compatible with mainstream process technologies. The insights summarized here, therefore, provide a foundation for translating device-level mechanisms into practical circuit implementations that safeguard ICs across diverse applications.

Looking ahead, continued CMOS scaling, heterogeneous 3-D integration, and chiplet-based architectures will bring new challenges for ESD protection design. At the same time, increasingly stringent system-level standards require protection solutions that extend beyond the chip itself. Future progress will depend on the development of new device concepts, circuit techniques, and co-design methodologies that balance robustness, efficiency, and compatibility with advanced semiconductor technologies. To ensure long-term reliability in environments ranging from cryogenic quantum systems to high-heat automotive electronics, a holistic design approach that considers these thermal extremes is essential. By consolidating fundamental knowledge with practical circuit perspectives, the ESD community can continue to support reliable operation in next-generation electronic systems.

ACKNOWLEDGMENT

The authors would like to thank Dr. Yun-Shiang Shu from MediaTek Inc., for his valuable suggestions during the preparation of this review article.

REFERENCES

- [1] C. Duvvury, "ESD: Design for IC chip quality and reliability," in *Proc. IEEE 1st Int. Symp. Quality Electron. Design*, Apr. 2000, pp. 251–259.
- [2] S. Voldman, *The ESD Handbook*. Hoboken, NJ, USA: Wiley, 2021.
- [3] S.-H. Chen, G. Hellings, S. Thijss, D. Linten, M. Scholz, and G. Groeseneken, "Exploring ESD challenges in sub-20-nm bulk FinFET CMOS technology nodes," in *Proc. 35th Electr. Overstress/Electrostatic Discharge Symp.*, Sep. 2013, pp. 1–8.
- [4] S. Kim et al., "Technology scaling of ESD devices in state of the art FinFET technologies," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Mar. 2020, pp. 1–6.

- [5] W.-C. Chen, S.-H. Chen, M.-C. Huang, S.-W. Chang, G. Hellings, and G. Groeseneken, "A 1.8-V GPIO with design-technology-reliability co-optimization in sub-3-nm GAA-NS technology," *IEEE J. Solid-State Circuits*, vol. 60, no. 2, pp. 615–625, Feb. 2025.
- [6] M. Muhammad and R. Gauthier. *Advances in CMOS Technologies Leading To Lower CDM Target Levels*. Accessed: Mar. 3, 2026. [Online]. Available: <https://www.esda.org/news/advances-in-CMOS-technologies-leading-to-lower-cdm-target-levels/>
- [7] *White Paper 1: A Case for Lowering Component Level HBM ESD Specifications and Requirements*, Industry Council on ESD Target Levels, USA, May 2021.
- [8] C.-Y. Hsueh and M.-D. Ker, "Stacking-MOS protection design for interface circuits against cross-domain CDM ESD stresses," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 1461–1470, Apr. 2021.
- [9] *MIL-STD-883: Test Methods for Microcircuits, Version L*, U.S. Department of Defense, USA, Sep. 2019.
- [10] *Electrostatic Discharge Sensitivity Testing–Human Body Model (HBM)–Device Level*, document ANSI/ESDA/JEDEC JS-001, Oct. 2024.
- [11] *Human Body Model (HBM) Electrostatic Discharge Test*, document AEC-Q100-002, Aug. 2023.
- [12] S. Voldman, *ESD Basics: From Semiconductor Manufacturing to Product Use*. Hoboken, NJ, USA: Wiley, 2012.
- [13] J. Liou, *Electrostatic Discharge Protection: Advances and Applications*. Boca Raton, FL, USA: CRC Press, 2017.
- [14] *Electrostatic Discharge (ESD) Sensitivity Testing, Machine Model (MM)*, document JESD22-A115C, Nov. 2010.
- [15] *Discontinuing Use of the Machine Model for Device ESD Qualification*, document JEDEC JEP172, Jul. 2014.
- [16] *Electrostatic Discharge Sensitivity Testing–Charged Device Model (CDM)–Device Level*, document ANSI/ESDA/JEDEC JS-002-2025, Jul. 2025.
- [17] *Charged Device Model (CDM) Electrostatic Discharge Test*, document AEC-Q100-011, Aug. 2023.
- [18] *White Paper 2: A Case for Lowering Component-level CDM ESD Specifications and Requirements*, Industry Council on ESD Target Levels, USA, May 2021.
- [19] *Electrostatic Discharge Sensitivity Testing–Human Metal Model (HMM)–Component Level*, document ANSI/ESD SP5.6-2009, Jan. 6, 2010.
- [20] J.-T. Chen, C.-Y. Lin, R.-K. Chang, and M.-D. Ker, "On-chip HBM and HMM ESD protection design for RF applications in 40-nm CMOS process," *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5267–5274, Dec. 2018.
- [21] T. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of phenomena," in *Proc. Electr. Overstress/Electrostatic Discharge Symp.*, 1985, pp. 49–54.
- [22] J. Barth, K. Verhaege, L. G. Henry, and J. Richner, "TLP calibration, correlation, standards, and new techniques [ESD test]," in *Proc. Electr. Overstress/Electrostatic Discharge Symp.*, Jun. 2000, pp. 85–96.
- [23] *ESD Association Standard Test Method for Electrostatic Discharge (ESD) Sensitivity Testing–Transmission Line Pulse (TLP)–Component Level*, document ANSI/ESD STM5.5.1-2022, Jul. 2022.
- [24] H. Gieser and M. Haunschild, "Very-fast transmission line pulsing of integrated structures and the charged device model," in *Proc. Electr. Overstress/Electrostatic Discharge Symp.*, 1996, pp. 85–94.
- [25] *Electrostatic Discharge Sensitivity Testing–Very Fast Transmission Line Pulse (VF-TLP) Component Level*, document ANSI/ESD SP5.5.2, Nov. 2007.
- [26] A. Dong, J. Xiong, S. Mitra, W. Liang, R. Gauthier, and A. Loiseau, "Comprehensive study of ESD design window scaling down to 7nm technology node," in *Proc. 40th Electr. Overstress/Electrostatic Discharge Symp. (EOS/ESD)*, Sep. 2018, pp. 1–8.
- [27] S. Voldman et al., "Test methods, test techniques and failure criteria for evaluation of ESD degradation of analog and radio frequency (RF) technology," in *Proc. Electrical Overstress/Electrostatic Discharge Symp.*, 2002, pp. 92–100.
- [28] M.-D. Ker, T.-Y. Chen, C.-Y. Wu, and H. H. Chang, "ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications," *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1194–1199, Aug. 2000.
- [29] C.-Y. Lin and M.-L. Fan, "Design of ESD protection diodes with embedded SCR for differential LNA in a 65-nm CMOS process," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 11, pp. 2723–2732, Nov. 2014.
- [30] C.-Y. Hsieh and C.-Y. Lin, "All-nMOS power-rail ESD clamp circuit with compact area and low leakage," *IEEE Trans. Electron Devices*, vol. 71, no. 9, pp. 5205–5211, Sep. 2024.
- [31] M.-D. Ker, C.-Y. Chang, and Y.-S. Chang, "ESD protection design to overcome internal damage on interface circuits of a CMOS IC with multiple separated power pins," *IEEE Trans. Compon. Packag. Technol.*, vol. 27, no. 3, pp. 445–451, Sep. 2004.
- [32] C.-Y. Liang, H.-H. Wang, and C.-Y. Lin, "Compact ESD protection device for separated power domain application," *IEEE Trans. Electron Devices*, vol. 72, no. 11, pp. 5830–5837, Nov. 2025.
- [33] *Electromagnetic Compatibility (EMC)–Part 4-2: Testing and Measurement Techniques–Electrostatic Discharge Immunity Test*, document IEC 61000-4-2, 2008.
- [34] R. Velghe, P. Vreede, and P. Woerlee, "Diode network used as ESD protection in RF applications," in *Proc. Electrical Overstress/Electrostatic Discharge Symp.*, 2001, pp. 335–343.
- [35] K. Bhatia, N. Jack, and E. Rosenbaum, "Layout optimization of ESD protection diodes for high-frequency I/Os," *IEEE Trans. Device Mater. Rel.*, vol. 9, no. 3, pp. 465–475, Sep. 2009.
- [36] C.-T. Yeh, M.-D. Ker, and Y.-C. Liang, "Optimization on layout style of ESD protection diode for radio-frequency front-end and high-speed I/O interface circuits," *IEEE Trans. Device Mater. Rel.*, vol. 10, no. 2, pp. 238–246, Jun. 2010.
- [37] Y. Li, J. J. Liou, J. E. Vinson, and L. Zhang, "Investigation of LOCOS- and polysilicon-bound diodes for robust electrostatic discharge (ESD) applications," *IEEE Trans. Electron Devices*, vol. 57, no. 4, pp. 814–819, Apr. 2010.
- [38] Y. Li, M. Miao, and R. Gauthier, "Design and optimization of ESD P-direction diode in bulk FinFET technology," in *Proc. 40th Electr. Overstress/Electrostatic Discharge Symp. (EOS/ESD)*, Sep. 2018, pp. 1–7.
- [39] T. D. C. Guedes, J. Bourgeat, J.-M. Duchamp, M. J. Barragan, B. Jacquier, and P. Ferrari, "Innovative ESD protection for RF circuits: Integrating diodes into capacitors in advanced technology," in *Proc. 47th Annu. EOS/ESD Symp. (EOS/ESD)*, Sep. 2025, pp. 1–9.
- [40] T.-Y. Chen and M.-D. Ker, "Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process," *IEEE Trans. Semicond. Manuf.*, vol. 16, no. 3, pp. 486–500, Aug. 2003.
- [41] W.-C. Chen, S.-H. Chen, T. Chiarella, G. Hellings, D. Linten, and G. Groeseneken, "ESD nMOSFETs in advanced bulk FinFET technology with dual S/D epitaxy," *IEEE Trans. Electron Devices*, vol. 69, no. 9, pp. 5357–5362, Sep. 2022.
- [42] M.-D. Ker and C.-Y. Wu, "Complementary-SCR ESD protection circuit with interdigitated finger-type layout for input pads of submicron CMOS IC's," *IEEE Trans. Electron Devices*, vol. 42, no. 7, pp. 1297–1304, Jul. 1995.
- [43] M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 2, pp. 235–249, Jun. 2005.
- [44] S. Huang, S. Parthasarathy, Y. Zhou, J. Hajjar, and E. Rosenbaum, "Poly-bounded silicon-controlled-rectifier for ESD protection in FinFET technology," in *IEDM Tech. Dig.*, Dec. 2023, pp. 1–4.
- [45] H.-E. Cheng and C.-Y. Lin, "Power-clamp-triggered SCR for broadband RF ESD protection," *IEEE Trans. Electron Devices*, vol. 72, no. 12, pp. 6460–6465, Dec. 2025.
- [46] M.-D. Ker and Z.-H. Jiang, "Overview on latch-up prevention in CMOS integrated circuits by circuit solutions," *IEEE J. Electron Devices Soc.*, vol. 11, pp. 141–152, 2023.
- [47] T.-H. Chiang, C.-Y. Huang, W.-J. Lin, J.-W. Lee, K.-J. Chen, and M.-H. Song, "Single event latch-up (SEL) rate prediction methodology in bulk FinFET technology," in *Proc. 46th Annu. EOS/ESD Symp. (EOS/ESD)*, Sep. 2024, pp. 1–6.
- [48] S. Cao, J.-H. Chun, S. G. Beebe, and R. W. Dutton, "ESD design strategies for high-speed digital and RF circuits in deeply scaled silicon technologies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2301–2311, Sep. 2010.
- [49] S. Voldman, *ESD: Analog Circuits and Design*. Hoboken, NJ, USA: Wiley, 2015.
- [50] C.-Y. Lin and Y.-Q. Fu, "RC-diode ESD protection design for high-frequency applications," *Solid-State Electron.*, vol. 188, Feb. 2022, Art. no. 108222.

- [51] M.-D. Ker, "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI," *IEEE Trans. Electron Devices*, vol. 46, no. 1, pp. 173–183, Jan. 1999.
- [52] H.-E. Cheng, C.-L. Wu, and C.-Y. Lin, "3xVDD-tolerant power-rail ESD clamp circuit for negative mixed-voltage interfaces," *Solid-State Electron.*, vol. 229, Nov. 2025, Art. no. 109185.
- [53] A. Amerasekera and C. Duvvury, *ESD in Silicon Integrated Circuits*. Hoboken, NJ, USA: Wiley, 2002.
- [54] C.-Y. Lin, "Review of low-C ESD protection designs for high-speed and high-frequency applications," *IEEE Trans. Electron Devices*, vol. 72, no. 12, pp. 6411–6422, Dec. 2025.
- [55] S. Voldman, *ESD: Circuits and Devices*. Hoboken, NJ, USA: Wiley, 2015.
- [56] C.-T. Yeh and M.-D. Ker, "Capacitor-less design of power-rail ESD clamp circuit with adjustable holding voltage for on-chip ESD protection," *IEEE J. Solid-State Circuits*, vol. 45, no. 11, pp. 2476–2486, Nov. 2010.
- [57] F. A. Altolaguirre and M.-D. Ker, "Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3500–3507, Oct. 2013.
- [58] J.-T. Chen and M.-D. Ker, "Design of power-rail ESD clamp with dynamic timing-voltage detection against false trigger during fast power-on events," *IEEE Trans. Electron Devices*, vol. 65, no. 3, pp. 838–846, Mar. 2018.
- [59] Z. Shen, Y. Wang, X. Zhang, and Y. Wang, "Area-efficient power-rail ESD clamp circuit with false-trigger immunity in 28 nm CMOS process," *IEEE J. Electron Devices Soc.*, vol. 10, pp. 876–884, 2022.
- [60] Z. Yang et al., "New power clamp circuit for concurrent ESD and surge protections," *IEEE Trans. Electron Devices*, vol. 70, no. 9, pp. 4538–4546, Sep. 2023.
- [61] S.-H. Chen et al., "Gated and STI defined ESD diodes in advanced bulk FinFET technologies," in *IEDM Tech. Dig.*, Dec. 2014, pp. 1–4.
- [62] D.-Y. You, J. Lee, and K.-I. Cho, "Design considerations for ESD protection diodes in bulk FinFET technology," *IEICE Electron. Exp.*, vol. 22, no. 6, Mar. 2025, Art. no. 20240755.
- [63] R.-K. Chang, C.-Y. Lin, and M.-D. Ker, "Design of fin-diode-triggered rotated silicon-controlled rectifier for high-speed digital application in 16-nm FinFET process," *IEEE Trans. Electron Devices*, vol. 67, no. 7, pp. 2725–2731, Jul. 2020.
- [64] S.-H. Chen and M.-D. Ker, "Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13- μ m CMOS technology," *Microelectron. Rel.*, vol. 50, no. 6, pp. 821–830, Jun. 2010.
- [65] D. Linten, G. Hellings, S.-H. Chen, and G. Groeseneken, "ESD in FinFET technologies: Past learning and emerging challenges," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2013, pp. 2B.5.1–2B.5.8.
- [66] M.-S. Kim and H. Jhon, "An ESD and interference-robust protection circuit for cascode low-noise amplifier in CMOS-SOI technology," *IEEE Access*, vol. 9, pp. 75293–75301, 2021.
- [67] C. Eichenseer, G. Langguth, R. Gaertner, F. Z. Nieden, L. Zeithoefler, and S. Kokorovic, "Fast transient ESD protection at RF pins," in *Proc. 45th Annu. EOS/ESD Symp. (EOS/ESD)*, Oct. 2023, pp. 1–8.
- [68] M. Okushima and J. Tsuruta, "Secondary ESD clamp circuit for CDM protection of over 6Gbit/s SerDes application in 40nm CMOS," *Microelectron. Rel.*, vol. 53, no. 2, pp. 215–220, Feb. 2013.
- [69] S. Huang and E. Rosenbaum, "Optimized CDM-ESD protection for 100+Gbps wireline IO in 16-nm CMOS," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2025, pp. 1–9.
- [70] S.-H. Chen and M.-D. Ker, "Active ESD protection circuit design against charged-device-model ESD event in CMOS integrated circuits," *Microelectron. Rel.*, vol. 47, nos. 9–11, pp. 1502–1505, Sep. 2007.
- [71] M.-D. Ker and C.-Y. Lin, "High-voltage-tolerant ESD clamp circuit with low standby leakage in nanoscale CMOS process," *IEEE Trans. Electron Devices*, vol. 57, no. 7, pp. 1636–1641, Jul. 2010.
- [72] R.-K. Chang and M.-D. Ker, "Design of high-voltage-tolerant power-rail ESD protection circuit for power pin of negative voltage in low-voltage CMOS processes," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 40–46, Jan. 2020.
- [73] S. Huang, S. Parthasarathy, Y. Zhou, J.-J. Hajjar, and E. Rosenbaum, "Reduced RC time constant high voltage tolerant supply clamp for ESD protection in 16 nm FinFET technology," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2024, pp. 1–7.
- [74] J.-H. Chun and B. Murmann, "Analysis and measurement of signal distortion due to ESD protection circuits," *IEEE J. Solid-State Circuits*, vol. 41, no. 10, pp. 2354–2358, Oct. 2006.
- [75] C.-Y. Liang and M.-D. Ker, "Electrostatic discharge protection design with wide bandwidth matching network for radio-frequency integrated circuits," *IEEE Trans. Microw. Theory Techn.*, vol. 73, no. 9, pp. 6162–6171, Sep. 2025.
- [76] C.-Y. Lin, Y.-Q. Fu, and J.-Y. Wang, "Compact ESD protection cell for multi-band millimeter-wave applications," *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 1, pp. 58–61, Jan. 2020.
- [77] C.-Y. Lin, G.-L. Huang, and M.-T. Lin, "Compact ESD protection design for CMOS low-noise amplifier," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 33–39, Jan. 2020.
- [78] C.-Y. Lin and G.-Y. Li, "ESD protection design for open-drain power amplifier in CMOS technology," *IEEE Trans. Device Mater. Rel.*, vol. 19, no. 4, pp. 782–790, Dec. 2019.
- [79] B.-W. Peng and C.-Y. Lin, "Low-loss I/O pad with ESD protection for K/Ka-bands applications in the nanoscale CMOS process," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 10, pp. 1475–1479, Oct. 2018.
- [80] M.-D. Ker, B.-J. Kuo, and Y.-W. Hsiao, "Optimization of broadband RF performance and ESD robustness by -model distributed ESD protection scheme," *J. Electrostatics*, vol. 64, no. 2, pp. 80–87, Feb. 2006.
- [81] C.-Y. Lin and Y.-H. Lai, " π -SCR device for broadband ESD protection in low-voltage CMOS technology," *IEEE Trans. Electron Devices*, vol. 66, no. 9, pp. 4107–4110, Sep. 2019.
- [82] J. Jeong, H. Kim, J. Park, J. Shin, and J. Jeong, "Compact and broadband ESD protection I/O pad using pad-stacked inductor," *IEEE Access*, vol. 11, pp. 11422–11429, 2023.
- [83] C.-R. Chang and C.-Y. Lin, "Power-line-triggered ESD protection SCR for 0–20 GHz applications in CMOS technology," *IEEE Trans. Electron Devices*, vol. 70, no. 12, pp. 6103–6109, Dec. 2023.
- [84] S. Galal and B. Razavi, "Broadband ESD protection circuits in CMOS technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2334–2340, Dec. 2003.
- [85] J. Im et al., "A 112-Gb/s PAM-4 long-reach wireline transceiver using a 36-way time-interleaved SAR ADC and inverter-based RX analog front-end in 7-nm FinFET," *IEEE J. Solid-State Circuits*, vol. 56, no. 1, pp. 7–18, Jan. 2021.
- [86] H. Kano and T. Suzuki, "Consideration based on ESD applied waveform in high-speed IF using T-coil," in *Proc. 45th Annu. EOS/ESD Symp. (EOS/ESD)*, Oct. 2023, pp. 1–8.
- [87] S. Huang, S. Parthasarathy, Y. P. Zhou, J.-J. Hajjar, and E. Rosenbaum, "On-chip ESD protection for multi-gbps automotive serial IO in a 16-nm FinFET process," in *Proc. 46th Annu. EOS/ESD Symp. (EOS/ESD)*, Sep. 2024, pp. 1–7.
- [88] Y.-S. Hou and C.-Y. Lin, "Characterization of ESD-induced electromigration on CMOS metallization in on-chip ESD protection circuit," *Jpn. J. Appl. Phys.*, vol. 63, no. 2, Feb. 2024, Art. no. 02SP58.
- [89] N. Olson, N. Jack, V. Shukla, and E. Rosenbaum, "CDM-ESD induced damage in components using stacked-die packaging," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Sep. 2011, pp. 1–4.
- [90] S.-H. Lin et al., "New perspective on chiplet ESD and dielectric breakdown for optimizing protection circuit in 2.5D/3D bonding technology," in *Proc. IEEE Eur. Solid-State Electron. Res. Conf. (ESSERC)*, Sep. 2025, pp. 249–252.
- [91] C.-Y. Lin, C.-Y. Hsieh, Z.-J. Dai, and Y.-H. Lai, "ESD protection design for fan-out panel-level packaging," in *Proc. Int. EOS/ESD Symp. Design Syst. (IEDS)*, Nov. 2022, pp. 1–5.
- [92] T. Wang et al., "Functional RDL of FOPLP by using LTPS-TFT technology for ESD protection application," in *Proc. IEEE 70th Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2020, pp. 25–30.
- [93] *White Paper 3 System Level ESD Part I: Common Misconceptions and Recommended Basic Approaches*, Industry Council on ESD Target Levels, USA, Dec. 2010.
- [94] *White Paper 3 System Level ESD Part II: Implementation of Effective ESD Robust Designs*, Industry Council on ESD Target Levels, USA, Mar. 2019.
- [95] *White Paper 3 System Level ESD Part III: Review of IEC 61000-4-2 ESD Testing and Impact on SEED (System-Efficient ESD Design)*, Industry Council on ESD Target Levels, USA, Oct. 2021.
- [96] A. Concannon, "Evolution of ESD robust IC design: How ESD design and ESD control have changed our industry," *IEEE Solid State Circuits Mag.*, vol. 15, no. 4, pp. 58–63, Nov. 2023.



CHUN-YU LIN (Senior Member, IEEE) received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2009.

He was an Assistant Professor from 2013 to 2017, an Associate Professor from 2017 to 2021, and a Distinguished Professor from 2021 to 2024 at the Department of Electrical Engineering, National Taiwan Normal University, Taipei, Taiwan. Since 2024, he has been relocated to join the Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu.

Dr. Lin also serves as the President of the Taiwan ESD Association.



MING-DOU KER (Fellow, IEEE) received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He worked as the Department Manager with the VLSI Design Division, Industrial Technology Research Institute (ITRI), Hsinchu. From 2012 to 2015, he was the Dean of the College of Photonics, NCTU. Currently, he is the Chair Professor at the Institute of Electronics, National Yang Ming Chiao Tung University (NYCU), Hsinchu. Currently, he is the Director of the Biomedical Electronics Translational Research Center, the Chairperson of the Department of Microelectronics, and the Associate Dean of the College of Electrical and Computer Engineering, NYCU. In the technical field of reliability and quality design for microelectronic circuits and systems, he has authored/co-authored more than 670 technical articles in international journals and conferences. He has proposed many solutions to improve the reliability and quality of integrated circuits, which have been granted hundreds of U.S. patents. He had been invited to teach and/or to consult on the reliability and quality design by hundreds of design houses and semiconductor companies in the worldwide IC industry. Some of his inventions or designs have been widely used in modern IC products and microelectronic systems. His current research interests include reliability design for nanoelectronics and gigascale systems, as well as circuits and systems for biomedical applications.

Prof. Ker had served as a member of the Technical Program Committee and the session chair of numerous international conferences for many years, including the IEEE International Symposium on VLSI Technology and Circuits, IEEE International Solid-State Circuits Conference (ISSCC), IEEE International Symposium on Circuits and Systems (ISCAS), and IEEE International Reliability Physics Symposium (IRPS). He served as an Associate Editor for IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS and IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, a Guest Editor for *Frontiers in Neuroscience* on the research topic of microelectronic implants for central and peripheral nervous system, and a Guest Editor for IEEE Transactions on Electromagnetic Compatibility on the special issue of “Electrostatic Discharge and Immunity—from IC to System.” He is serving as the Editor for IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY and the Editor for IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY. He was the Founding President of Taiwan ESD Association, the 3rd President of Taiwan Engineering Medicine Biology Association, and the 21st Vice-President of IEEE Taipei Section. He served as the Distinguished Lecturer in the IEEE Circuits and Systems Society (2006–2007) and in the IEEE Electron Devices Society (2008–2020).

• • •