Evaluation on Board-Level Noise Filter Networks to Suppress Transient-Induced Latchup in CMOS ICs Under System-Level ESD Test

Ming-Dou Ker, Senior Member, IEEE, and Sheng-Fu Hsu, Student Member, IEEE

Abstract—Different types of board-level noise filter networks are evaluated to find their effectiveness for improving the immunity of CMOS ICs against the transient-induced latchup (TLU) under the system-level electrostatic discharge (ESD) test. By choosing proper components in each noise filter network, the TLU immunity of CMOS ICs can be greatly improved. All the experimental evaluations have been verified with the silicon-controlled rectifier (SCR) test structures and the ring oscillator circuit fabricated in a 0.25- μ m CMOS technology. Some board-level solutions can be further integrated into the chip design to effectively improve the TLU immunity of CMOS IC products.

Index Terms—Board-level noise filter, latchup, SCR, systemlevel ESD test, transient-induced latchup (TLU).

I. INTRODUCTION

T has been a long time since latchup was a significant reliability issue in semiconductor technologies [1]–[12]. Recently, the reliability issue of transient-induced latchup (TLU) has attracted more attentions than before in CMOS technology [13]–[19]. The standard practice to verify the immunity of a TLU on CMOS ICs has been announced [20]. This tendency results from not only the progress of the more integrated functionality into a single chip but also from the strict requirements of reliability test standards such as system-level electrostatic discharge (ESD) test [21] for EMC regulation. During the systemlevel ESD test, the electrical/electronic product must sustain the ESD level of $\pm 8 \text{ kV}$ ($\pm 15 \text{ kV}$) under contact-discharge (air-discharge) test mode to achieve the immunity requirement of "level 4." Such high-energy ESD-induced noises, however, often cause a TLU on the electrical/electronic product, leading to damage or malfunction of CMOS ICs inside the equipment under test (EUT). Fig. 1 shows the measurement setup of the system-level ESD test with indirect contact-discharge test mode [21]. When the ESD gun zaps to the horizontal coupling plane (HCP), all CMOS ICs inside the EUT will be disturbed due to the high ESD-coupled energy, as shown in the inset Fig. 1. The measured V_{DD} transient waveform on one (CMOS IC#1) of the CMOS ICs inside the EUT with ESD voltage of -1000V zapping on the HCP is shown in Fig. 2. Clearly, the power line (V_{DD} pin) of CMOS IC#1 no longer maintains its normal voltage level (+2.5 V) but acts as a bipolar (underdamped si-



Fig. 1. Measurement setup of the system-level ESD test with indirect contactdischarge test mode [21]. The ESD gun zapping on the horizontal coupling plane (HCP) could cause TLU events on all CMOS ICs inside the EUT.



Fig. 2. Measured $V_{\rm DD}$ transient waveform on one (CMOS IC#1) of the CMOS ICs inside the EUT with an ESD voltage of -1000 V zapping on the HCP. $V_{\rm DD}$ waveform acts as a bipolar voltage due to the disturbance of the high ESD-coupled energy.

nusoidal) voltage with a transient negative peak voltage of -13 V. Such bipolar voltage on power or ground lines of CMOS ICs can easily trigger on TLU [22] to result in malfunction or damage in CMOS ICs, even though such TLU-sensitive CMOS ICs have already met the requirements of the quasi-static latchup test standard [23].

Manuscript received August 8, 2005; revised December 6, 2005. This work was supported by Himax Technologies, Inc., Taiwan, R.O.C.

The authors are with the Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan 300, R.O.C. (e-mail: mdker@ieee.org; p9111811@alab.ee.nctu.edu.tw).

Digital Object Identifier 10.1109/TEMC.2006.870681

It has been clarified that the "sweep-back current" [22] caused by the bipolar trigger voltage on power (ground) pins of CMOS ICs is the major cause of a TLU under the system-level ESD test. TLU can be initiated by the sweep-back current when the bipolar trigger voltage on V_{DD} increases from its negative peak voltage to a positive voltage [22]. Such sweep-back current is strongly dependent on the related dominant parameters of the bipolar trigger voltage waveform, such as transient peak voltage, damping frequency, and damping factor [24]. In real situations, however, all these parameters depend on the charged voltage of the ESD gun, the adopted TLU test mode, metal traces of the board-level (chip-level) layout, and the board-level noise filter network where the device under test (DUT) is located, etc. Among these factors to possibly determine the occurrence of TLU, the board-level noise filter could be a dominant solution to enhance the TLU immunity of CMOS ICs, because the use of the board-level noise filter network between the noise sources and CMOS ICs can decouple, bypass, or absorb noise voltage (energy) [25], [26] which may initiate TLU. Thus, the TLU immunity of CMOS ICs will strongly depend on the board-level noise filter network. However, so far, it has not yet been investigated how the board-level noise filter network can enhance the TLU immunity of CMOS ICs under the system-level ESD test.

The purpose of this work is to develop a high efficiency board-level noise filter network for TLU prevention under the system-level ESD test. Different types of noise filter networks are evaluated to find their improvements on TLU immunity, including capacitor filter, ferrite bead, transient voltage suppressor (TVS), and several high-order noise filters such as LC-like (second-order) and π -section (third-order) filters. All the experimental results have been verified with silicon-controlled rectifier (SCR) test structures and the ring oscillator circuit fabricated in a 0.25- μ m CMOS technology.

II. DEPENDENCIES OF BOARD-LEVEL NOISE FILTERS ON BIPOLAR TRIGGER WAVEFORM UNDER THE SYSTEM-LEVEL ESD TEST

During the system-level ESD test, a board-level noise filter can enhance the TLU immunity of CMOS ICs by decoupling, bypassing, or absorbing the ESD-induced noise voltage (energy), which may initiate the TLU. That is, the board-level noise filter has strong impacts on the related dominant parameters of the TLU-triggering voltage (bipolar trigger voltage) such as transient peak voltage, damping frequency, and damping factor. To better clarify how the board-level noise filter will affect these parameters so as to further enhance the TLU immunity of CMOS ICs, we present several examples about the dependency of board-level noise filters on bipolar trigger waveform under the system-level ESD test.

With a decoupling capacitance of 1 nF and 0.1 μ F between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of the CMOS IC#1 under the systemlevel ESD test, the measured $V_{\rm DD}$ transient waveforms with an ESD voltage of -1000 V zapping on the HCP are shown in Fig. 3(a) and (b), respectively. The decoupling capacitor can suppress the transient peak voltage of the original $V_{\rm DD}$ waveform shown in Fig. 2. Thus, the sweep-back current to induce



Fig. 3. With an additional decoupling capacitance of (a) 1 nF and (b) 0.1 μ F between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of the CMOS IC#1 under the system-level ESD test, the measured $V_{\rm DD}$ transient waveform with an ESD voltage of -1000 V zapping on the HCP. Compared with the original $V_{\rm DD}$ transient waveform shown in Fig. 2, the transient peak voltage of the $V_{\rm DD}$ waveform can be suppressed to enhance the TLU immunity of CMOS IC#1.

TLU can be greatly reduced, resulting in a better TLU immunity of the CMOS IC#1 [22]. Moreover, compared with the original $V_{\rm DD}$ transient waveform shown in Fig. 2, both the damping frequency and the damping factor are quite different in Fig. 3, which cause the impacts to the TLU immunity of the CMOS IC#1 [24]. For such a simple first-order noise filter, the ability to reduce the ESD-induced noise is determined by its dominant pole, i.e., the capacitance of the decoupling capacitor. As a result, larger decoupling capacitance (0.1 μ F) will perform better ability for noise reduction, as show in Fig. 3(b). Thus, for CMOS ICs with different TLU immunity under the system-level ESD test, the decoupling capacitance can be optimized upon the intrinsic TLU immunity of DUT.



Fig. 4. With a bidirectional-type TVS (part number: P6KE series; breakdown voltages: ± 6.8 V) between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of the CMOS IC#1 under the system-level ESD test, the measured $V_{\rm DD}$ transient waveform with an ESD voltage of -1000 V zapping on the HCP. Transient peak voltage on $V_{\rm DD}$ of CMOS IC#1 can be greatly reduced when it exceeds the $V_{\rm BR}$ of TVS.

With bidirectional-type TVS [part number: P6KE series; breakdown voltages $(V_{\rm BR})$: ± 6.8 V] between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of the CMOS IC#1 under the system-level ESD test, the measured $V_{\rm DD}$ transient waveform with an ESD voltage of -1000 V zapping on the HCP is shown in Fig. 4. With the equivalent circuit of two Zener diodes in series, but opposite in polarity, TVS can protect CMOS ICs from high-voltage transient surges by shunting the transient current to have a low clamping voltage across its two terminals. Thus, compared with the original $V_{\rm DD}$ transient waveform shown in Fig. 2, the ESDinduced voltage on $V_{\rm DD}$ can be greatly reduced when it exceeds the $V_{\rm BR}$ of the TVS. In addition, both the damping frequency and the damping factor are also different in Fig. 4 because of the parasitic capacitance and inductance in the TVS.

With a resistor-type ferrite bead (minimum impedance of 80 Ω at 25 MHz) in series with the $V_{\rm DD}$ pin of the CMOS IC#1, the measured $V_{\rm DD}$ transient waveform with an ESD voltage of -1000 V zapping on the HCP is shown in Fig. 5. With the equivalent circuit of an inductor and a small series resistor, ferrite bead can protect CMOS ICs from the RF field by absorbing the RF energy while the ESD-induced transient current flows through it. Thus, compared with the original $V_{\rm DD}$ transient waveform shown in Fig. 2, there is a smaller transient peak voltage (larger damping factor) of the $V_{\rm DD}$ transient waveform in Fig. 5, which has the impacts to the TLU immunity of the CMOS IC#1. From these comprehensive measurements, it has been found that the related dominant parameters of the bipolar trigger voltage to induce TLU, such as transient peak voltage, damping factor, and damping frequency, are strongly dependent on the board-level noise filters.

To clarify such a TLU issue, with an ESD voltage of -3000 V zapping on the HCP, the measured V_{DD} and I_{DD} transient waveforms on the CMOS IC#1 are shown in Fig. 6. With a large tran-



Fig. 5. With a resistor-type ferrite bead (minimum impedance of 80 Ω at 25 MHz) in series with the $V_{\rm DD}$ pin of the CMOS IC#1 under the system-level ESD test, the measured $V_{\rm DD}$ transient waveform with an ESD voltage of -1000 V zapping on the HCP. The transient peak voltage (damping factor) of $V_{\rm DD}$ waveform is smaller (larger) than that of the original $V_{\rm DD}$ transient waveform shown in Fig. 2.



Fig. 6. Measured $V_{\rm DD}$ and $I_{\rm DD}$ transient waveforms on the CMOS IC#1 with an ESD voltage of -3000 V zapping on the HCP. With a large transient peak voltage of ± 60 V, TLU is triggered on ($I_{\rm DD}$ is kept at a high current of 80 mA) after the ESD-induced disturbance on $V_{\rm DD}$.

sient peak voltage of ± 60 V, a TLU is triggered on with a large transient current of $I_{\rm DD}$. Thus, $I_{\rm DD}$ is kept at a high current of 80 mA and $V_{\rm DD}$ is pulled down to the latchup holding voltage of 1.8 V, after the ESD-induced disturbance on $V_{\rm DD}$. If an additional decoupling capacitance of 0.1 μ F is added between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of such a TLU-sensitive CMOS IC#1, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient waveforms with the same (-3000 V) ESD voltage zapping on the HCP are shown in Fig. 7. Compared with the measured waveforms in Fig. 6, where there is no decoupling capacitance for suppressing the ESD-induced noise, the transient peak voltage (damping factor) of the bipolar trigger waveform is greatly reduced (increased)



Fig. 7. With the decoupling capacitance of 0.1 μ F between $V_{\rm DD}$ and $V_{\rm SS}$ of the CMOS IC#1, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient waveforms with the same (-3000 V) ESD voltage zapping on the HCP. Compared with the measured waveforms shown in Fig. 6, TLU does not occur, because the ESD-induced disturbance on $V_{\rm DD}$ is greatly reduced.

in Fig. 7. As a result, TLU does not occur and $I_{\rm DD}$ does not increase after the ESD-induced disturbance on $V_{\rm DD}$. Thus, the occurrence of TLU strongly depends on the board-level noise filters, and they should be further investigated to find their improvements on the TLU immunity of CMOS ICs.

III. TLU MEASUREMENT SETUP

An SCR structure is used as the test structure for TLU measurements because the occurrence of latchup results from the parasitic SCR in bulk CMOS ICs. The device cross-sectional view and layout top view of the SCR structure are shown in Fig. 8(a) and (b), respectively. The geometrical parameters D, S, and W represent the distances between well-edge and well (substrate) contact, anode and cathode, and the adjacent contacts, respectively. This test structure can simulate the parasitic SCR in real CMOS ICs with the circuit configuration such that the source of PMOS (NMOS) and the N well (P substrate) are connected together to $V_{\rm DD}$ (ground). All the SCR structures with different geometrical parameters are fabricated in a 0.25- μ m salicided CMOS technology.

During the system-level ESD test, it could be difficult to directly evaluate the TLU immunity of some CMOS ICs inside the EUT. Therefore, a component-level TLU measurement setup with a bipolar trigger waveform was reported [27], as shown in Fig. 9. Such a TLU measurement setup has the advantage of easily evaluating the TLU immunity of a single IC by monitoring the measured voltage/current waveforms through oscilloscope. More importantly, with the ability of generating a bipolar trigger voltage, it can accurately simulate how a CMOS IC inside the EUT will be disturbed by ESD-generated noises under the system-level ESD test. In this measurement setup, an ESD simulator is used to generate the bipolar trigger voltage source V_{Charge} . A capacitor with capacitance of 200 pF used in the machine model (MM) [28] ESD test is employed as the charged



Fig. 8. (a) Device cross-sectional view and (b) layout top view of the SCR structure in the CMOS process for TLU measurements. This test structure can simulate the parasitic SCR in real CMOS ICs.

capacitor. The noise filter network located between the TLUtriggering source and the DUT is used to decouple, bypass, or absorb noise voltage (energy) produced by the TLU-triggering source. The DUT in this work is the SCR structure shown in Fig. 8. The P⁺ anode and the N⁺ well contact of the SCR are connected together to $V_{\rm DD}$, whereas the N⁺ cathode and the P⁺ substrate contact are connected together to $V_{\rm SS}$ (ground). $I_{\rm DD}$ is the total current flowing into the P⁺ anode and the N⁺ well contact of the SCR. Through an optimal design for placing a small current-limiting resistance (5 Ω) but removing the current-blocking diode between the $V_{\rm DD}$ node and the power supply, this measurement setup not only can avoid the possible electrical over-stress (EOS) damage under a high-current latchup state but also can accurately evaluate the TLU immunity of DUT without overestimation [29].

With this component-level TLU measurement setup, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient responses with $V_{\rm Charge}$ of -2 and -7 V are shown in Fig. 10(a) and (b), respectively. The DUT with an initial $V_{\rm DD}$ bias of 2.5 V is the SCR with specified layout parameters of $D = 16.6 \ \mu m$, $S = 20 \ \mu m$, and $W = 22.5 \ \mu m$.



Fig. 9. Modified component-level TLU measurement setup with bipolar trigger [27]. It can accurately simulate how a CMOS IC inside the EUT will be disturbed by the ESD-generated noises under the system-level ESD test.



Fig. 10. Without any board-level noise filters, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient responses of the SCR with $V_{\rm Charge}$ of (a) -2 V and (b) -7 V.

No board-level noise filter is added to the DUT during the TLU measurements in Fig. 10(a) and (b). With a smaller V_{Charge} of -2 V, V_{DD} acts as the intended bipolar trigger voltage just similar to that under the system-level ESD test [30]. In addition, TLU does not occur because I_{DD} does not increase after applying the bipolar trigger voltage on V_{DD} , as shown in Fig. 10(a). TLU still



Fig. 11. With an additional decoupling capacitance of 0.1 μ F between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of the SCR, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient responses with $V_{\rm Charge}$ of -15 V. With the help of the decoupling capacitor for suppressing the transient negative peak voltage of $V_{\rm DD}$ down to -0.8 V, TLU will not be initiated.

does not occur until V_{Charge} increases up to -7 V. Once TLU is initiated, $I_{\rm DD}$ significantly increases up to 60 mA, and $V_{\rm DD}$ is pulled down to the latchup holding voltage of 1.8 V, as shown in Fig. 10(b). With an additional decoupling capacitance of 0.1 μ F between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of SCR, the measured $V_{\rm DD}$ and $I_{\rm DD}$ transient responses with a higher $V_{\rm Charge}$ of -15 V are shown in Fig. 11. With the help of the decoupling capacitor for suppressing the transient negative peak voltage of $V_{\rm DD}$ down to -0.8 V, TLU will not be initiated, even though V_{Charge} is as high as -15 V. As a result, I_{DD} does not increase, and V_{DD} is still kept at its normal operating voltage of +2.5 V after applying the bipolar trigger voltage on $V_{\rm DD}$. From the the TLU measurements in Figs. 10 and 11, this component-level TLU measurement setup can be used to evaluate the effectiveness of the different types of board-level noise filter networks to improve the TLU immunity of CMOS ICs under the system-level ESD test.

IV. EXPERIMENTAL EVALUATION

Different types of noise filter networks are investigated for their effectiveness to improve the TLU immunity of an SCR structure, including 1) capacitor filter, 2) LC-like filter, 3) π section filter, 4) ferrite bead, 5) TVS, and 6) hybrid-type filters based on the combinations with TVS and ferrite bead. In this measurement, the SCR structure for all test cases has the same specified layout parameters of $D = 16.6 \ \mu m$, $S = 20 \ \mu m$, and $W = 22.5 \ \mu m$.

A. TLU Level of the SCR Structure Without Noise Filter Network

Without any noise filter networks, the component-level TLU measurement setup shown in Fig. 9 can be used to evaluate the intrinsic (without noise filter network) TLU level of the SCR with various geometrical parameters. The TLU level is defined as the minimum positive (negative) V_{Charge} that can trigger on



Fig. 12. Measured TLU level of the SCR structures with (a) various D and W but a fixed S of 1.2 μ m and (b) various S and W but a fixed D of 16.6 μ m. The SCR structures are rather susceptible to TLU for all different geometrical parameters (the magnitudes of both positive and negative TLU levels are all smaller than 18 V) unless the SCR is latchup-free.

TLU. Obviously, higher TLU level is better for DUT, because it means that the DUT is less sensitive to TLU under the systemlevel ESD test. The relations between the TLU level and the SCR structures with various geometrical parameters are shown in Fig. 12(a) and (b). The specified SCR structure (with D =16.6 μ m, $S = 20 \mu$ m, and $W = 22.5 \mu$ m) used in this work has a very low TLU level [positive (negative) level of +15 V (-7 V)], as shown in Fig. 12(b). Actually, it was found that SCR structures are rather susceptible to TLU for all different geometrical parameters (the magnitudes of both positive and negative TLU levels are all smaller than 18 V) unless the SCR is latchup-free (i.e., the latchup-holding voltage is larger than the normal operating voltage of +2.5 V). Thus, because of such weak immunity to TLU, the board-level noise filter network is indeed necessary to improve the TLU immunity of DUT through bypassing, decoupling, or absorbing noise voltage (energy) between the TLU-triggering source and the DUT.



Fig. 13. Three types of noise filter networks investigated for their improvements on the TLU level of the SCR. (a) Capacitor filter. (b) LC-like filter. (c) π -section filter.

B. TLU Level of the SCR Structure With Noise Filter Networks

1) Capacitor Filter, LC-Like Filter, and π -Section Filter: Three types of noise filter networks (capacitor filter, LC-like filter, and π -section filter) are depicted in Fig. 13(a)–(c), respectively. Fig. 14 shows their improvements on both positive and negative TLU levels of the SCR structure.

The ceramic disc capacitor with advantages such as high rated working voltage (1 kV), good thermal stability, and low loss at wide range of frequency is employed as the decoupling capacitor in the noise filter of Fig. 13(a). Decoupling capacitances widely ranging from 100 pF to 0.1 μ F are used to investigate their improvements on the TLU level of the SCR structure. With the aid of the capacitor filter to reduce the noise voltage on $V_{\rm DD}$, the positive TLU level can be significantly enhanced from +15 V (without decoupling capacitor) to +200 V (with decoupling capacitance of 0.1 μ F), as shown in Fig. 14. Similarly, the negative TLU level can be also greatly enhanced from -7 V



Fig. 14. Relations between the decoupling capacitance and the TLU level of the SCR under three types of noise filter networks: capacitor filter, LC-like filter, and π -section filter.

(without decoupling capacitor) to -160 V (with decoupling capacitance of 0.1 μ F). Thus, by choosing a decoupling capacitor with proper capacitance value, a simple first-order decoupling capacitor placed between $V_{\rm DD}$ and $V_{\rm SS}$ (ground) of CMOS ICs can be used to appropriately improve the TLU immunity of the DUT under the system-level ESD test, regardless of the positive or the negative TLU level.

The ferrite bead, which is commonly used for absorbing the RF energy, substitutes for inductor as a second-order LC-like filter component, as shown in Fig. 13(b). Here, a resistor-type ferrite bead [part number: RH $3.5 \times 9 \times 0.8$ with minimum impedance of 80 Ω (120 Ω) at 25 MHz (100 MHz)] is employed. Because of a higher insertion loss (second-order filter), such LC-like filter has better TLU level enhancements in comparison with capacitor filter (first-order filter) shown in Fig. 13(a). For example, the positive TLU level can be significantly enhanced from +15 V (without decoupling capacitor) to +310 V (with decoupling capacitance of 0.1 μ F), as shown in Fig. 14. Similarly, the negative TLU level can be also greatly enhanced from -7 V (without decoupling capacitor) to -280 V (with decoupling capacitance of 0.1 μ F). Thus, in order to achieve higher TLU level, the LC-like filter can be used to avoid an excessively or unreasonably large decoupling capacitance in a simple first-order capacitor filter.

A third-order π -section filter is used to further enhance the TLU level of the SCR, as shown in Fig. 13(c). This π section filter consists of a ferrite bead [the same one shown in Fig. 13(b)] and two decoupling capacitors with equal decoupling capacitance. With the highest insertion loss among the noise filter networks shown in Fig. 13(a)–(c), the TLU level of the SCR can be most greatly improved. For example, the positive TLU level can be significantly enhanced up to +410 V (with decoupling capacitance of 0.1 μ F), as shown in Fig. 14. Similarly, the negative TLU level can be also significantly enhanced up to -370 V (with decoupling capacitance of 0.1 μ F). From the comprehensive measured results in Fig. 14, the decoupling capacitance can be optimized according to how large the intended TLU level will be and what kind of board-level noise filter is chosen.



Fig. 15. Four other types of noise filter networks investigated for their improvements on the TLU level of the SCR. (a) Ferrite bead. (b) TVS. (c) Hybrid type I. (d) Hybrid type II.



Fig. 16. Relations among the TLU level of SCR, minimum impedance of ferrite bead at 25 MHz, and the breakdown voltage of TVS under four types of noise filter networks: ferrite bead, TVS, hybrid type I, and hybrid type II.

2) Ferrite Bead, TVS, and Hybrid-Type Filters: Four other types of noise filter networks, ferrite bead, TVS, hybrid type I, and hybrid type II, are depicted in Fig. 15(a)–(d), respectively. Fig. 16 shows their improvements on both positive and negative TLU levels of the SCR structure.

The ferrite bead can absorb the RF energy while the noiseinduced transient current flows through it. The resistor-type ferrite beads with three different minimum impedances at 25 MHz are employed in this work: 35, 50, and 80 Ω . However, a noise filter network with only ferrite bead alone does not perform well enhancement on TLU level because of a worse energy-absorbing ability at frequency lower than 10 MHz [26]. As a result, the TLU level of the SCR structure will not be efficiently improved (the magnitudes of both positive and negative TLU levels are all lower than 25 V), even though the minimum impedance of the ferrite bead at 25 MHz is as high as 80 Ω , as shown in Fig. 16.

TVS, which is commonly used to bypass/decouple the highfrequency transient noises, is also considered for its enhancement on the TLU immunity of the SCR. The bidirectional-type TVS (part number: P6KE series) with three different breakdown voltages $V_{\rm BR}$ ($\pm 6.8, \pm 16$, and ± 27 V) are employed. As shown in Fig. 16, the TVS with a breakdown voltage of ± 16 or ± 27 V fails to efficiently improve the TLU level of the SCR (the magnitudes of both positive and negative TLU levels are all lower than 25 V) because TLU occurs prior to the breakdown of such high- $V_{\rm BR}$ TVS. That is, the intrinsic TLU level of the SCR (positive and negative TLU level of +15 and -7 V) is smaller than the $V_{\rm BR}$ of such high- $V_{\rm BR}$ TVS (± 16 and ± 27 V). Only the TVS with $V_{\rm BR}$ lower than the intrinsic TLU level of the DUT can effectively enhance the TLU level. For example, the positive (negative) TLU level can be enhanced up to +240 V (-50 V)for low- $V_{\rm BR}$ TVS (± 6.8 V). Thus, to optimize the efficiency of TVS for TLU prevention, it should be clarified in advance for the correlations between $V_{\rm BR}$ of TVS and the intrinsic TLU level of the DUT.

Hybrid-type filters consisting of both the ferrite bead (minimum impedance of 80Ω at 25 MHz) and the TVS (with different $V_{\rm BR}$) are also evaluated for their improvements on the TLU level of the SCR, as shown in Fig. 15(c) and (d). Hybrid types I and II are the counterparts of the LC-like and π -section filters, where the TVS substitutes for the decoupling capacitor as a low-pass filter component. Because the magnitude of an intrinsic TLU level is larger than 7 V, only the hybrid-type filters with a low- $V_{\rm BR}$ TVS (±6.8 V) can efficiently improve the TLU level, as shown in Fig. 16. For example, hybrid type I with low- $V_{\rm BR}$ TVS $(\pm 6.8 \text{ V})$ can greatly enhance the positive (negative) TLU level up to +480 V (-65 V), which is much larger than +25 V (-15 V)V) for that with high- $V_{\rm BR}$ TVS (±16 and ±27 V). In addition, because such higher-order hybrid type filters provide the higher insertion loss, they can enhance the TLU level of SCR more greatly than ferrite bead or TVS alone. For example, for hybrid type filters with a low- $V_{\rm BR}$ (± 6.8 V) TVS, hybrid type I (II) can greatly enhance the positive TLU level up to +480 V (+620 V)and enhance the negative TLU levels up to -65 V (-410 V).

By investigating different types of noise filter networks to find their improvements on TLU levels in Figs. 14 and 16, it can be found that the TVS (hybrid type I) does not improve the negative TLU level as greatly as the first-order capacitor filter (LC-like filter). For example, the negative TLU level can be greatly enhanced up to -160 V (-280 V) for a first-order capacitor filter (LC-like filter) with decoupling capacitance of 0.1 μ F, but only up to -50 V (-65 V) for a TVS (hybrid type I) with a low V_{BR} of $\pm 6.8 \text{ V}$. Thus, the decoupling capacitor is better than the TVS for being a noise-bypassing component in noise filter networks, because it not only enhances the negative



Fig. 17. (a) Schematic diagram and (b) layout top view of the ring oscillator circuit fabricated in a 0.25- μ m CMOS process.

TLU level more efficiently, but is also compatible to the CMOS technology for integrating the noise filter into the CMOS chips.

V. VERIFICATION ON REAL CIRCUITS

A 100-MHz ring oscillator circuit with 101-stage inverter chain and seven-stage taper buffer fabricated in a 0.25-µm CMOS technology is used as a real circuit to investigate the different types of noise filter networks for their enhancements on TLU levels. The schematic diagram and layout top view of the ring oscillator are shown in Fig. 17(a) and (b), respectively. The geometrical parameters X, Y, and Z in the layout represent the distances between well-edge and well (substrate) contact, source (drain) regions of PMOS and NMOS, and the adjacent well contacts (substrate contacts), respectively. The ring oscillator is treated as the DUT in Fig. 9, where the N^+ well contact and the P⁺ source of PMOS are connected together to V_{DD1} , but the P^+ substrate contact and the N^+ source of NMOS are connected to $V_{\rm SS}$ (ground). In addition, the layout parameters of all the taper buffers are fixed, and the power line of the taper buffer (V_{DD2}) with a +2.5 V dc bias is separated from the power line of the inverter chain (V_{DD1}) to evaluate the TLU level of the inverter chain but not the taper buffer. The parasitic SCR structure within the ring oscillator consists of the P⁺ source of PMOS (anode), N well, P substrate, and the N⁺ source of NMOS (cathode). In real situation under the system-level ESD test, the TLU can be triggered on by the ESD-generated bipolar noise voltage coupled to V_{DD1} of the ring oscillator and so the rapid-increasing current (I_{DD1}) will be conducted through a low-impedance path between V_{DD1} and ground, eventually probably burning out the chip due to over heating. Thus, the component-level TLU measurement setup shown in Fig. 9 can be used to simulate the system-level ESD test by applying the bipolar trigger voltage on V_{DD1} and to further evaluate the



Fig. 18. Measured $V_{\rm DD1}$, $I_{\rm DD1}$, and $V_{\rm OUT}$ transient responses for the ring oscillator (a) without and (b) with the board-level noise filter network.

effectiveness of the different types of board-level noise filter networks to improve the TLU immunity of the ring oscillator circuit under the system-level ESD test.

To consider the worst case of evaluating the TLU level, the ring oscillator circuit with layout parameters of $X = 16.6 \ \mu$ m, $Y = 1.2 \ \mu$ m, and $Z = 10.5 \ \mu$ m is used. The anode-to-cathode spacing (Y) of 1.2 \ \mumma m is the minimum allowed distance according to the foundry design rule. In addition, a large X (Z) of 16.6 \ \mumma m (10.5 \ \mumma m) makes sure that there is a large parasitic well or substrate resistance of the parasitic SCR within ring oscillator, and thus, this ring oscillator circuit has a small latchup triggering current or holding voltage (i.e., most sensitive to latchup).

A. TLU Transient Waveforms of the Ring Oscillator

Fig. 18(a) and (b) shows the measured V_{DD1} , I_{DD1} , and V_{OUT} transient responses for the ring oscillator without and with the



Fig. 19. Relations between the decoupling capacitance and the TLU level of the ring oscillator under three types of noise filter networks: capacitor filter, LC-like filter, and π -section filter.

board-level noise filter network, respectively. For the ring oscillator without the board-level noise filter network, the TLU can be triggered on even if the $V_{\rm Charge}$ is as low as -5 V, as shown in Fig. 18(a). Once the TLU is initiated, $I_{\rm DD1}$ will significantly increase (0.14 A) with the pull-down $V_{\rm DD1}$ (1.2 V) due to a low-impedance latching path between $V_{\rm DD1}$ and ground. Thus, the ring oscillator fails to function correctly, causing the output voltage of the ring oscillator $V_{\rm Ring}$ to be pulled down to ground. Therefore, $V_{\rm OUT}$ is kept at +2.5 V after the seven-stage taper buffer.

For the ring oscillator with the board-level noise filter network (capacitor filter with decoupling capacitance of 0.1 μ F), TLU does not occur even though the V_{Charge} is as high as -30V, as shown in Fig. 18(b). Clearly, with the aid of the decoupling capacitor to decouple TLU-triggering noises on V_{DD1} , the ring oscillator still maintains its normal function (V_{OUT} with 100-MHz voltage clock) after the TLU-triggering disturbance on V_{DD1} .

B. TLU Level of the Ring Oscillator With Noise Filter Networks

Fig. 19 shows the relations between the decoupling capacitance and the TLU level of the ring oscillator under three types of noise filter networks: capacitor filter, LC-like filter, and π -section filter. With the aid of the first-order capacitor filter (0.1 μ F), the positive (negative) TLU level can be enhanced from +8 V (-5 V) to +70 V (-60 V). In addition, higher-order noise filter networks such as LC-like filter and π -section filter can be used to achieve higher TLU level. For example, with a decoupling capacitance of 0.1 μ F, the positive (negative) TLU level can be enhanced up to +90 V (-85 V) for the LC-like filter and up to +210 V (-155 V) for the π -section filter.

Fig. 20 shows the relations among the TLU level of the ring oscillator circuit, minimum impedance of ferrite bead at 25 MHz, and the breakdown voltage of TVS under four types of noise filter networks: ferrite bead, TVS, hybrid type I, and hybrid type II. Because of the worse energy-absorbing ability of ferrite bead at frequency lower than 10 MHz [26], the TLU level

Minimun Impedance of Ferrite Bead at 25MHz (Ω)



Fig. 20. Relations among the TLU level of the ring oscillator, minimum impedance of ferrite bead at 25 MHz, and the breakdown voltage of TVS under four types of noise filter networks: ferrite bead, TVS, hybrid type I, and hybrid type II.

will not be efficiently improved by ferrite bead alone (the magnitudes of both positive and negative TLU levels are all lower than 25 V), even though the minimum impedance of the ferrite bead at 25 MHz is as high as 80 Ω . With the low- $V_{\rm BR}$ TVS (\pm 6.8 V) alone, the positive (negative) TLU level can be enhanced up to +30 V (-33 V). Such low- $V_{\rm BR}$ TVS can be used in hybrid-type filters to further enhance the TLU level. As shown in Fig. 20, the positive (negative) TLU level is only +30 V (-33 V) for TVS alone, but it can be enhanced up to +40 V (-42 V) for hybrid type I and up to +100 V (-125 V) for hybrid type II.

Among the comprehensive measured results in Figs. 14, 16, 19, and 20, through investigating the TLU level enhancements by different types of noise filter networks for standalone SCR and the ring oscillator circuit, the TLU levels of the ring oscillator are overall smaller than those of the SCR. The reason for this is that the ring oscillator has smaller dc latchup trigger current (voltage) due to both the layout geometrical parameters and the larger total p-n junction area. That is, the ring oscillator circuit is more sensitive to latchup than is the SCR. Thus, the effectiveness of noise filter networks to enhance the TLU immunity strongly depends on the DUT. As a result, the dc latchup characteristics of the DUT should be identified in advance when board-level noise filter networks are designed to improve the TLU immunity of the DUT under the system-level ESD test.

VI. CONCLUSION

By choosing proper components in each noise filter network, the TLU immunity of CMOS ICs under the system-level ESD test can be greatly improved. From the experimental results it has been found that the decoupling capacitor is better than the TVS for being a noise-bypassing component in the noise filter networks because it not only enhances the negative TLU level more efficiently but is also compatible to the CMOS technology for integrating the noise filter into chips. In addition, the TLU level enhancements by different types of noise filter networks strongly depend on the DUT. Thus, the dc latchup characteristics of the DUT should be identified in advance when the boardlevel noise filter networks are designed to improve the TLU immunity of the DUT under the system-level ESD test. The optimal design for enhancements of the TLU immunity can be achieved through well characterization between the intrinsic latchup characteristics of the DUT as well as the efficiency of TLU prevention from different kinds of board-level noise filters. To further improve the TLU immunity of electronic products, chip-level solutions should be adopted along with board-level solutions to meet the applications with high system-level ESD specification.

ACKNOWLEDGMENT

The authors would like to thank Dr. C.-C. Tasi, Dr. T.-Y. Chen, and Mr. W.-Y. Lo for their valuable technical discussions.

REFERENCES

- D. B. Estreich, A. Ochoa, Jr., and R. W. Dutton, "An analysis of latchup prevention in CMOS IC's using an epitaxial-buried layer process," in *IEDM Tech. Dig.*, 1978, pp. 230–234.
- [2] R. R. Troutman, "Epitaxial layer enhancement of n-well guard rings for CMOS circuits," *IEEE Electron Device Lett.*, vol. 4, no. 12, pp. 438–440, Dec. 1983.
- [3] R. R. Troutman and H. P. Zappe, "A transient analysis of latchup in bulk CMOS," *IEEE Trans. Electron Devices*, vol. 30, no. 2, pp. 170–179, Feb. 1983.
- [4] E. Hamdy and A. Mohsen, "Characterization and modeling of transient latchup in CMOS technology," in *IEDM Tech. Dig.*, 1983, pp. 172–175.
- [5] R. R. Troutman and H. P. Zappe, "Layout and bias considerations for preventing transiently triggered latchup in CMOS," *IEEE Trans. Electron Devices*, vol. ED-31, no. 3, pp. 315–321, Mar. 1984.
- [6] R. R. Troutman, Latchup in CMOS Technology: The Problem and the Cure. New York: Kluwer, 1986.
- [7] W. Morris, "Latchup in CMOS," in Proc. IRPS, 2003, pp. 76-84.
- [8] S. Voldman, E. Gebreselasic, L. Lanzerotti, T. Larsen, N. Feilchenfeld, S. St. Onge, A. Joseph, and J. Dunn, "The influence of a silicon dioxidefilled trench isolation structure and implanted sub-collector on latchup robustness," in *Proc. IRPS*, 2005, pp. 112–120.
- [9] S. Voldman, E. Gebreselasic, M. Zierak, D. Hershberger, D. Collins, N. Feilchenfeld, S. St. Onge, and J. Dunn, "Latchup in merged triple well structure," in *Proc. IRPS*, 2005, pp. 129–136.
- [10] C. Duvvury and G. Boselli, "ESD and latch-up reliability for nanometer CMOS technologies," in *IEDM Tech. Dig.*, 2004, pp. 933–936.
- [11] G. Boselli, V. Reddy, and C. Duvvury, "Latch-up in 65 nm CMOS technology: A scaling perspective," in *Proc. IRPS*, 2005, pp. 137–144.
- [12] S. Voldman, "Latchup and the domino effect," in Proc. IRPS, 2005, pp. 145–156.
- [13] —, "Latch-up—It's back," Threshold Newslet., Sep./Oct. 2003.
- [14] S. Bargstätd-Franke, W. Stadler, K. Esmark, M. Streibl, K. Domanski, H. Gieser, H. Wolf, and W. Bala, "Transient latch-up: Experimental analysis and device simulation," in *Proc. EOS/ESD Symp.*, 2003, pp. 70–78.
- [15] J. T. Mechler, C. Brennan, J. Massucco, R. Rossi, and L. Wissel, "Contention-induced latchup," in *Proc. IRPS*, 2004, pp. 126–129.
- [16] K. Domanski, S. Bargstädt-Franke, W. Stadler, M. Streibl, G. Steckert, and W. Bala, "Transient-LU failure analysis of the ICs, methods of investigation and computer aided simulations," in *Proc. IRPS*, 2004, pp. 370–374.
- [17] K. Domanski, S. Bargstätd-Franke, W. Stadler, U. Glaser, and W. Bala, "Development strategy for TLU-robust products," in *Proc. EOS/ESD Symp.*, 2004, pp. 299–307.
- [18] K. Chatty, P. Cottrell, R. Gauthier, M. Muhammad, F. Stellari, A. Weger, P. Song, and M. McManus, "Model-based guidelines to suppress cable discharge event (CDE) induced latchup in CMOS ICs," in *Proc. IRPS*, 2004, pp. 130–134.
- [19] C. J. Brennan, K. Chatty, J. Sloan, P. Dunn, M. Muhammad, and R. Gauthier, "Design automation to suppress cable discharge event (CDE)

induced latchup in 90 nm CMOS ASICs," in Proc. EOS/ESD Symp., 2005, pp. 126–130.

- [20] ANSI/ESD SP5.4-2004: Transient Latch-up Testing—Component Level Supply Transient Stimulation. ESD Association Standard Practice, 2004.
- [21] EMC-Part 4-2: Testing and Measurement Techniques—Electrostatic Discharge Immunity Test, IEC 61000-4-2 Standard, 2001.
- [22] M.-D. Ker and S.-F. Hsu, "Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test," *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1821–1831, Aug. 2005.
- [23] IC Latch-up Test, EIA/JEDEC Stand. No. 78, Electron. Industries Assoc., 1997.
- [24] S.-F. Hsu and M.-D. Ker, "Dependences of damping frequency and damping factor of bi-polar trigger waveforms on transient-induced latchup," in *Proc. EOS/ESD Symp.*, 2005, pp. 118–125.
- [25] V. P. Kodali, Engineering Electromagnetic Compatibility: Principles, Measurements, and Technologies. Piscataway, NJ: IEEE Press, 1996.
- [26] M. I. Montrose, Printed Circuit Board Design Techniques for EMC Compliance. Piscataway, NJ: IEEE Press, 2000.
- [27] I. Morgan, C. Hatchard, and M. Mahanpour, "Transient latch-up using an improved bi-polar trigger," in *Proc. EOS/ESD Symp.*, 1999, pp. 190–202.
- [28] Electrostatic Discharge (ESD) Sensitivity Testing—Machine Model (MM), EIA/JEDEC Standard Test Method A115-A, 1997.
- [29] M.-D. Ker and S.-F. Hsu, "Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger," in *Proc. IRPS*, 2005, pp. 121–128.
- [30] M.-D. Ker and Y.-Y. Sung, "Hardware/firmware co-design in an 8-bits microcontroller to solve the system-level ESD issue on keyboard," in *Proc. EOS/ESD Symp.*, 1999, pp. 352–360.

the field of reliability and quality design for CMOS integrated circuits. He has proposed many inventions to improve reliability and quality of integrated circuits and has been granted with 99 US patents and 117 R.O.C. (Taiwan) patents. His current research topics inculde reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage I/O interface circuits, especial sensor circuits, and on-glass circuits for system-on-panel applications in TFT LCD display. He has been invited to teach or to consult reliability and quality design for integrated circuits by hundreds of design houses and semiconductor companies in the Science-Based Industrial Park, Hsinchu, Taiwan, in the Silicon Valley, San Jose, CA, in Singapore, and in Mainland China.

Dr. Ker has served as member of the Technical Program Committee and Session Chair of numerous international conferences (including IEEE ISCAS, IEEE AP-ASIC, IEEE SOC, IEEE IRPS, IEEE ISQED, IPFA, EOS/ESD Symposium, IEEE VLSI-TSA). He has served as the Chair of RF ESD committee of the 2004 International EOS/ESD Symposium, the Vice-Chair of Latchup committee for the 2005 IEEE International Reliability and Physics Symposium (IRPS), and the Chair of TRD track of the 2006 IEEE International Symposium on Quality Electronic Design (ISQED). He also served as the Technical Program Committee Chair of 2002 Taiwan ESD Conference, the General Chair of the 2003 Taiwan ESD Conference, the Publication Chair of 2004 IPFA, and the ESD Program Chair of the 2004 International Conference on Electromagnetic Applications and Compatibility. He was the Organizer of the Special Session on ESD Protection Design for Nanoelectronics and Gigascale Systems in ISCAS 2005. He has also served as the Associate Editor of the IEEE TRANSACTIONS ON VLSI SYSTEMS. He was elected as the President of the Taiwan ESD Association in 2001. He has received many research awards from ITRI, National Science Council, and National Chiao-Tung University and the Dragon Thesis Award from the Acer Foundation. In 2003, he was selected as one of the Ten Outstanding Young Persons in Taiwan by Junior Chamber International (JCI). In 2005, one of his patents on ESD ptotection design received the National Invention Award in Taiwan.



Ming-Dou Ker (S'92–M'94–SM'97) received the B.S., M.S., and Ph.D. degrees from the National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1986, 1988, and 1993, respectively.

In 1994, he joined the VLSI Design Department of the Computer and Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, as a Circuit Design Engineer. In 1998, he was the Department Manager in the VLSI Design Division of CCL/ITRI. He is now a Full Professor at the National Chiao-Tung University. He has

published over 250 technical papers in international journals and conferences in



Sheng-Fu Hsu (S'04) received the B.S. degree from the National Tsing-Hua University, Hsinchu, Taiwan, R.O.C. in 2000 and the M.S. degree from the National Chiao-Tung University, Hsinchu, in 2002. He is currently pursuing the Ph.D. degree from the National Chiao-Tung University.

His current research interests include semiconductor device physics and IC reliability.