# Latch-Up Protection Design With Corresponding Complementary Current to Suppress the Effect of External Current Triggers

Hui-Wen Tsai, Student Member, IEEE, and Ming-Dou Ker, Fellow, IEEE

Abstract—The robustness against latch-up in the integrated circuits can be improved by supporting complementary current at the pad under the latch-up current test (I-test). By inserting additional junctions to form parasitic bipolar sensors, the external trigger can be monitored, and the ESD protection devices can be applied to provide such current and decrease the related perturbation to the internal circuits. The proposed design and the previous work with a single guard ring have been fabricated in the same  $0.5 - \mu m$  5-V process. The experimental results confirm the enhanced latch-up tolerance of this work and the practicability in the SOC era.

Index Terms-Latch-up, electrostatic discharge (ESD) protection, guard ring.

## I. INTRODUCTION

N the submicron scale CMOS process with high-area density or in high-voltage (HV) applications, the integrated circuits (ICs) designers need paying more attention to avoid latch-up problems at the inherent SCR paths [1]–[6]. For many commercial IC products, the resistances against latchup are guaranteed with samples passing the latch-up tests which follow the guidelines in JEDEC standards [7]. Table I is the trigger characterization in latch-up I-test specified in the up-to-dated JEDEC standard. There are positive I-test and negative I-test for distinguishing the applying current triggers and exploring the robustness of the device under test (DUT). Within the perturbation levels from the standards, the robustness of 100 mA or 200 mA against latchup is a familiar requirement in the datasheet of IC products.

In modern CMOS technology, electrostatic discharge protection (ESD) becomes an important design concern of IC products [8], [9]. An input buffer with conventional ESD protection is shown in Fig. 1 as an example. To ensure desired ESD level, conventional ESD-protection PMOS and NMOS transistors are added at input pads in ICs. However, besides for ESD performance, the latch-up immunity is also cared in the development of ESD cells. Several prior arts are thus proposed

Manuscript received November 2, 2014; accepted March 31, 2015. Date of publication April 20, 2015; date of current version June 3, 2015. This work was supported in part by the Ministry of Science and Technology (MOST), Taiwan, under Contracts MOST 103-2221-E-009-197-MY2, MOST 103-2220-E-009-007, and MOST 103-2622-E-009-006.

The authors are with the Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: miyu.ee98g@nctu.edu.tw; mdker@ ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TDMR.2015.2424377

Latchup I-test Range of Stress Force Current < 50 mA I Positive 50 mA to < 100 mA Π I-test III 100 to 150 mA 150 to 200 mA IV V >= 200 mA> -50 mAI Negative Π -50 mA to > -100 mAI-test -100 mA to > -150 mA -150 mA to >-200 mA IV v

TABLE I

TRIGGER CHARACTERIZATION IN LATCH-UP I-TEST [7]





Fig. 1. Input buffer with GGNMOS and GDPMOS to provide general ESD protection.

as [10], [11]. For traditional ESD-protection transistors, guard rings typically surround the devices as shown in the cell layout of Fig. 2 to decrease the susceptibility of latchup in both the input buffer and the internal circuits [12]–[14].

Besides the traditional strategy with guard ring protection, a modification is implemented in this work and verified to have enhanced latch-up immunity. The additional junctions are utilized to pick up some induced currents corresponding to the external trigger currents and turn them into the force to control the existing ESD devices for enhancing the resistance against the external perturbations. The latchup at internal circuit with traditional protection is first reviewed in Section II. The proposed design is then presented in Section III. The silicon realization and measurement results are organized in Section IV. A short discussion and conclusion are presented in Sections V and VI, respectively.



Fig. 2. The cell layout of input buffer with guard ring protection and common latch-up paths.

# II. LATCHUP AT INTERNAL CIRCUITS INDUCED BY THE TRIGGER CURRENT AT EXTERNAL PINS

In Fig. 3(a) and (b), the simplified cross-section views of traditional ESD-protection cell with guard rings at bulk terminals are shown. The depicted internal p-n-p-n structure represents the simulated detector formed in the internal digital circuits [15]. The related equivalent parasitics which contribute to the trigger of latchup at the internal p-n-p-n structure are also drawn in accordance with the external positive or negative I-test [16], [17]. When sufficient positive current is injected from the input pad as in Fig. 3(a), the parasitic  $Q_{PNP}1$ ,  $Q_{NPN}1$ , and  $Q_{PNP}2$ are turned on to pull high the ungrounded terminal of parasitic resistor Rpw. The internal p-n-p-n structure is thus triggered and causes latchup to happen. For negative current is applied at input pad as shown in Fig. 3(b) and turns on the  $Q_{\rm NPN}2$ , the sink current will enlarge the emitter to base voltage of the effective PNP BJT at the internal P-N-P-N structure. Once the voltage is over the threshold of the PNP BJT, latchup is fired. For the structures in Fig. 3(a) and (b), the conductivity of the body diodes formed between the source and the bulk rings affect the amount of the induced current toward the external transients.

The advantage for the guard ring protection is the easiness for implementation and less area consumption. However, from the experimental results in [18], the testkeys composed of I/O

transistors with 500- $\mu$ m total width, less than 60- $\mu$ m distance from pmos to sensitive latch-up detector, and protected by  $3-\mu m$ wide single guard ring perform less than 40-mA immunity for positive I-test in 0.35- $\mu$ m silicided bulk CMOS process. The similar trends also happen in the analysis among LDMOS and CMOS structure within  $2-\mu m$  CMOS high-voltage process. The used testkeys in [19] without extra isolation structure between the MOS cells and the internal P-N-P-N structure performs  $\sim$ 30-mA latch-up immunity which is much less than the 100-mA trigger current level in JEDEC standards. In practical design, the performance can be better or worse depends on the sizes of the guard rings, the arrangement of the locations, the doping concentrations of the process, and etc. The devices or junctions between the internal sensitive paths to the pad also affect the final results of external latch-up test for the IC product. Sometimes in high-voltage applications, improper layout arrangements may cause EOS problem induced by the latch-up I-test and thus degrade the expected performance for the designs with guard ring protection [20], [21].

# III. NEW DESIGN TO GENERATE COMPLEMENTARY CURRENT CORRESPONDING TO EXTERNAL TRIGGERS IN LATCH-UP I-TESTS

To enhance the latch-up immunity against the perturbations, a novel design is shown in Fig. 4(a). The main function for this structure is to wake up the ESD-protection transistors (Mnesd and Mpesd) during latch-up I-test. Additional junctions are added to build effective bipolar transistor structures Qn sen and Qp\_sen at the gate terminals of Mnesd and Mpesd. The Qn sen and Qp sen work as the sensors to detect the amount of latch-up trigger current. One of the layout implementations is shown in Fig. 4(b) with related cross-section view as shown in Fig. 5. In this case, the additional n+ and p+ junctions located outside the guard ring of Mpesd are planned to be the effective collector terminals of Qn\_sen and Qp\_sen. The emitter and the base of Qn\_sen and Qp\_sen are implemented with existing drain terminals of the Mnesd or Mpesd and the substrate or n-well with n + OD junction as depicted in Fig. 5. The collectors are connected to 10-k $\Omega$  Hi-R poly resistors (Rnsed or Rpesd) and the gate terminals of Mnesd or Mpesd, respectively. The operations for the proposed design under positive and negative I-test are shown in Fig. 6(a) and (b). The other intrinsic parasitic devices related to the latch-up triggered path are shown as  $Q_{\rm PNP}1,\,Q_{\rm PNP}2,\,Q_{\rm NPN}1,\,Q_{\rm NPN}2$  which are also presented in the mentioned cross-section views at Fig. 3(a) and (b). When positive trigger current (Ipos\_source) is applied from external source, the voltage of PAD is pulled over the supply voltage VDD. Therefore, Qp\_sen may be turned on and produces sensing current related to the voltage difference between PAD and VDD generated by the trigger current. The external source current separately flows in the chip and can be presented as the composition by

$$I_{\text{pos\_source}} \cong I_{\text{sink}} + I_{\text{p\_sen}} + I_{\text{db}} + I_{\text{pos\_trigger}}, \qquad (1)$$

where the Isink is the current sunk by the Mnesd, Ip\_sen is the sensing current through Qp\_sen, Idb is the drain to bulk current of Mpesd, and the Ipos\_trigger is the trigger current flew to



Fig. 3. Simplified cross-sectional views of traditional ESD-protection cell with guard rings to depict the related parasitic trigger paths to the internal P-N-P-N structure under (a) positive I-test and (b) negative I-test.





Fig. 5. Cross-sectional view for the proposed design.

Fig. 4. (a) Schematic and (b) layout structure for the proposed design with additional modification.

Rpw3a. If the Ipos\_trigger is large enough to make the base voltage of NPN bipolar transistor in the internal P-N-P-N structure high enough, latchup will be induced. Since Isink shares part of current from external positive source together with Ipos\_trigger, the amount of Ipos\_trigger is reduced corresponding to same Ipos source by enhancing the amount of Isink.

If Ip\_sen is sufficient to pull high the gate terminal of Mpesd and turn on the transistor, quite amount of Isink current can be produced depending on the sizes of the devices. Thus, the latch-up immunity to the positive I-test can be improved with increased Isink generated due to the additional modification. Similar situation is also shown in negative I-test. The trigger current sunk by the external source can be approximately decomposed to several parts as indicated in



Fig. 6. Operations for the proposed design under (a) positive I-test and (b) negative I-test.



Fig. 7. Structure to verify the latch-up resistance of the previous and proposed works.

where the Isource is the current sourced from the Mpesd, In\_sen is the sensing current through Qn\_sen, Ibd is the bulk to drain current of Mnesd, and the Ineg\_trigger is the trigger current flew from  $Q_{\rm NPN}2$ . Sufficient Ineg\_trigger can bring about enough emitter-to-base voltage to turn on the effective PNP BJT of the internal P-N-P-N structure and thus lead to the occurrence of latchup. From (2), Ineg\_trigger can be reduced apparently if Isource is increased due to the turn-on of Mnesd under same negative trigger current from the PAD. With relatively diminished Ineg\_trigger, the proposed design has better performance than the original guard ring design.



Fig. 8. Layout photo for (a) test chip and (b) testkey with proposed design.

#### **IV. EXPERIMENTAL RESULTS**

The proposed design has been verified with the 5-V CMOS devices embedded in a 0.5- $\mu$ m 5 V/15 V/25 V/40 V BCD process. Although the proposed design was not verified with a pure 5-V technology, the proposed design will still work at the pure 5-V CMOS technology. The simplified graph for the structure to investigate the latch-up resistance of the previous and proposed works is shown in Fig. 7 [18]. The P-N-P-N cell is used to emulate the latch-up structure in general circuits at internal blocks and are repeatedly placed behind the testkeys. The specified distances (hn, hp, Xn, Xp) in each P-N-P-N cell are 35  $\mu$ m, 35  $\mu$ m, 20  $\mu$ m, and 20  $\mu$ m, which follow the typical suggested maximum values provided by foundry. Whether latchup is triggered in these cells or not in accordance with different trigger currents is affected by the test cell placed between the pad and the P-N-P-N cells. Thus, those P-N-P-N cells serve as internal latch-up detector to judge latch-up immunity of the testkeys. Fig. 8(a) shows the layout photo in the fabricated test chip which contains mentioned test structures. Fig. 8(b) shows



Fig. 9. Measured latch-up I–V characteristics of (a) internal latch-up sensor and (b) testkey with proposed modification.

the enlarged layout graph for a test cell with proposed design in the tape-out chips. The additional junctions are drawn as wide to place one row of contacts on the OD strobes. The distance between the p+ and n+ rings is 10.4  $\mu$ m and the distance between the testkeys and internal P-N-P-N cells is 30  $\mu$ m.

The I-V characteristics of the inner P-N-P-N cells and proposed design are measured by the Tek370B curve tracer at room temperature. The trigger voltages of these P-N-P-N cells are near 47.6 V and the holding voltages are near 1.1 V as shown in the I-V curve in Fig. 9(a). The I-V curve of the proposed work is also presented in Fig. 9(b), where the trigger voltage is near 25.2 V and the holding voltage is near 21 V, respectively. The 47-V breakdown voltage is due to the junction breakdown between the n-well layer and the p-type substrate in the given high-voltage process. Besides, in the testkey, the I/O cell is implemented with 5- $\mu$ m single guard ring around both Mpesd and Mnesd and the related distance between the bulk rings of Mpesd and Mnesd transistors is 10.4  $\mu$ m. The 21-V high holding voltage of the parasitic SCR path (from VDD to VSS) in the I/O cell is due to the surrounding guard rings and sufficient distance for the PNPN path between the Mpesd and Mnesd in the adopted 0.5  $\mu$ m 5 V/15 V/25 V/40 V BCD process. The purpose of the high holding voltage in the I/O cell is to maintain latch-up free at the I/O cell, so that the latch-up performance can be judged accurately due to the



Fig. 10. Experimental setup to verify the latch-up resistance for previous art and the designs with proposed modification.

triggering of the internal PNPN cells toward different external trigger current levels that applied at the I/O pad. The latchup occurrence located in the internal circuit blocks (but not located at the I/O cell) was illustrated in Fig. 3, when the positive/ negative trigger current is applied to the I/O pad.

The I/V curves show that if trigger source is applied at supply, P-N-P-N cells can sustain much higher voltage perturbation to launch latchup than the proposed test cell does. Thus, the occurrence of latchup for the P-N-P-N cell can be attributed to the perturbations from the pad instead of its supply voltage if the proposed test cell itself is not triggered in the external latchup test of pad.

The experimental setup to verify the latch-up resistance for the previous art and the design with proposed modification is shown in Fig. 10. The Keithley 2420 serves as required trigger current source and is connected to the pad. Two dc power supplies (Vsupply1 and Vsupply2) are used to bias the supply voltages of test designs and P-N-P-N cells at 5 V, separately. A resistor of 100  $\Omega$  is connected between the external power supply and the supply pin of the internal P-N-P-N cells (VDD2) to limit the large latch-up current and avoid immediate damage in the experiments. Measured waveforms from oscilloscope for one implemented testkey with proposed design are shown as Figs. 11 and 12 for positive and negative I-test. The total widths for ESD protection PMOS and NMOS are 720  $\mu$ m and 480  $\mu$ m. Minimum lengths are also used as 0.6  $\mu$ m and 0.7  $\mu$ m for all the NMOS and PMOS in the test chips, respectively. When 64-mA positive trigger current (as CH4) is applied at PAD as shown in Fig. 11(a), the voltage at VDD2 (as CH1) keeps at  $\sim$ 5V since latchup is not happened and few current flows through the resistor. When larger trigger current is applied as 74 mA as shown in Fig. 11(b), the voltage at VDD2 drops suddenly and keeps near 1.08 V which means latchup happens at the internal P-N-P-N cells. For negative I-test presented in Fig. 12(a) and (b), the latchup doesn't happen when -810-mA trigger current is applied while it is occurred as -820-mA



Fig. 11. Measured waveforms of proposed design under positive I-test with (a) 64-mA and (b) 74-mA trigger current applied at input pad.

current pulse is provided at input pad. With intrinsic NPN BJT from the drain terminal of Mnesd to the bulk terminal of Mpesd as current provider and inherently farer distance between internal latch-up sensor to NMOS than to PMOS, the proposed design and the prior art tolerate higher trigger level in negative I-test than in positive I-test.

Further organizations for the trigger current to fire latchup and the relations with the dimensions of the ESD-protection transistors in the testkeys are shown in Fig. 13(a) and (b). The designs with proposed modification has higher latch-up immunity compared with the previous art with only single guard ring at both positive and negative I-test. For total widths as Wp = 360  $\mu$ m and Wn = 240 $\mu$ m, the proposed design can sustain up to  $\sim$ 32-mA positive current and 360-mA negative current without encountering latchup while the previous art can only tolerate  $\sim$ 13-mA positive trigger current and  $\sim$ 320-mA negative trigger current. When the transistor dimensions are larger, the sustainable current is also increased. For the proposed design with Wp = 1080  $\mu$ m and Wn = 720  $\mu$ m, the trigger current to induce latchup can be up to  $\sim$ 94 mA and larger than 1000 mA for positive and negative trigger current, respectively. The HBM (human body model) ESD robustness under different pin combinations of ESD test on the I/O pin [22] is also examined and shown in Table II for the testkeys



Fig. 12. Measured waveforms of proposed design under negative I-test with (a) 810-mA and (b) 820-mA negative trigger current applied at input PAD.

with Wp = 360  $\mu$ m and Wn = 240  $\mu$ m. The weakest mode is the ND mode with 3-kV performance, and 8-kV performance is achieved in the NS and PD mode. Since the tolerated levels for the listed ESD modes are similar at both designs, it has been verified that the proposed design of this work can improve the latch-up immunity without degrading the ESD robustness.

## V. DISCUSSION

Since the latch-up immunity of proposed design is deeply related to the dimensions of the ESD-protection transistors, for commercial product with requirements of 100-mA trigger current tolerance, design with sufficient ESD-protection transistor sizes help to meet the specifications. For the cases without sufficient dimensions for ESD devices or higher trigger current requirements is demanded, multiple rings [18], [19] may be also considered to achieve the goal with the trade of area consumption.

For the application of the proposed design, the required device sizes of the ESD transistors for latch-up immunity enhancement can be initially estimated by the simulation. The Rpesd and Rnesd can be chosen with a typical value for ESD protection such as 10 k $\Omega$ . The parameters of the additional parasitic bipolar transistors can be investigated by splitting testkeys at the target process. In this work, the optimization was not covered. However, according to the measured improvement (from 13-mA to 94-mA under the positive I-test) of the testkey



Fig. 13. Relations between the applied trigger current at input pad to fire latchup and the dimensions of the ESD-protection transistors used in the testkeys (with only single guard ring and with proposed design) under (a) positive I-test and (b) negative I-test.

 TABLE II

 HBM ESD ROBUSTNESS OF THE TESTKEYS

	Types for Testkeys	
ESD-test Mode	Testkey with Single Guard Ring	Testkey with The Proposed Design
Positive-to-VSS mode (PS mode)	5.5 kV	5.5 kV
Negative-to-VSS mode (NS mode)	>8 kV	>8 kV
Positive-to-VDD (PD mode)	>8 kV	>8 kV
Negative-to-VDD (ND mode)	3 kV	3 kV

without optimization, the novel concept for latchup prevention proposed in this work has been verified to be a considerable solution without degradation of ESD performance if sufficient dimension of ESD devices are available.

#### VI. CONCLUSION

The presented design shows an embodiment to activate the existing ESD devices by additional junctions when latch-up current perturbations are applied. With ESD-protection PMOS and NMOS transistors sized as 1080  $\mu$ m/0.7  $\mu$ m and 720  $\mu$ m/0.6  $\mu$ m for the total width/ length, the testkey with proposed design can tolerate ~94-mA positive trigger current and larger than 1000-mA negative trigger current, respectively, compared with the immunity of ~29-mA positive and ~890-mA negative currents for the testkey drawn with single guard ring. The enhancement can be more if the driving abilities of the ESD-protection transistors are improved. This novel design can be combined with the traditional guard ring design to offer higher latch-up immunity without degradation ESD levels of the I/O cells.

### ACKNOWLEDGMENT

The authors would like to thank Leadtrend Technology Corporation for the support with chip fabrication, measurement, and verifications.

#### REFERENCES

- G. Boselli, V. Reddy, and C. Duvvury, "Latch-up in 65 nm CMOS technology: A scaling perspective," in *Proc. IRPS*, 2005, pp. 137–144.
- [2] V. Khemka, R. Zhu, A. Bose, and T. Roggenbauer, "Optimization and elimination of parasitic latchup in advanced smart-power technologies," *IEEE Trans. Device Mater. Rel.*, vol. 7, no. 1, pp. 69–73, Mar. 2007.
- [3] S. Voldman, Latchup. Hoboken, NJ, USA: Wiley, 2007.
- [4] I.-C. Lin, C.-Y. Huang, C.-J. Chao, and M.-D. Ker, "Anomalous latchup failure induced by on-chip ESD protection circuit in high-voltage CMOS IC product," *Microelectron. Rel.*, vol. 43, no. 8, pp. 1295–1301, Aug. 2003.
- [5] S.-J. Park, J.-Y. Kim, B.-S. Kong, and Y.-H. Jun, "CMOS charge pump with improved latch-up immunity," U.S. patent 8130028, Mar. 6, 2012.
- [6] S.-F. Hsu and M.-D. Ker, "Dependence of device structures on latchup immunity in a high-voltage 40-V CMOS process with drain-extended MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 4, pp. 840–851, Apr. 2007.
- [7] IC Latch-Up Test, JEDEC Solid State Technology Organization, JESD78D Standard, 2011.
- [8] M.-D. Ker, S.-H Chen, and C.-H. Chuang, "ESD failure mechanisms of analog I/O cells in a 0.18-μm CMOS technology," *IEEE Trans. Device Mater. Rel.*, vol. 6, no. 1, pp. 102–111, Mar. 2006.
- [9] M.-D. Ker and K.-H. Lin, "Overview on electrostatic discharge protection designs of mixed-voltage I/O interfaces: Design concept and circuit implementations," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 2, pp. 235–246, Feb. 2006.
- [10] M. P. J. Mergens, C. C. Russ, K. G. Verhage, J. Armer, P. C. Jozwiak, and R. Mohn, "High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation," *Microelectron. Rel.*, vol. 43, no. 7, pp. 993–1000, Jul. 2003.
- [11] Y.-C. Huang and M.-D. Ker, "A latchup-immune and robust SCR device for ESD protection in 0.25-µm 5-V CMOS process," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 674–676, May 2013.
- [12] S. Voldman, C. N. Perez, and A. Watson, "Guard ring: Theory, experimental quantification and design," in *Proc. EOS/ESD Symp.*, 2005, pp. 1–10.
- [13] T.-L. Hsu, Y.-C. Chen, H.-C. Tseng, V. Liang, and J.-S. Jan, "Psub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era," *IEEE Electron Device Lett.*, vol. 26, no. 9, pp. 693–695, Sep. 2005.
- [14] M. A. Halfacre, D. S. Pan, and W. K. Huie, "N-well CMOS process on a P substrate with double field guard rings and a PMOS buried channel," U.S. patent 4 574 467, Mar. 11, 1986.
- [15] D. Takacs *et al.*, "Comparison of latch-up in p- and n-well CMOS circuits," in *IEDM Tech. Dig.*, 1983, pp. 159–163.

- [16] F. Farbiz and E. Rosenbaum, "Modeling and understanding of external latchup in CMOS technologies—Part I: Modeling latchup trigger current," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 3, pp. 417–425, Sep. 2011.
- [17] F. Farbiz and E. Rosenbaum, "Modeling and understanding of external latchup in CMOS technologies—Part II: Minority carrier collection efficiency," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 3, pp. 426–432, Sep. 2011.
- [18] M.-D. Ker and W.-Y. Lo, "Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology," *IEEE Trans. Semicond. Manufact.*, vol. 16, no. 2, pp. 319–334, May 2003.
- [19] W. W. T. Chan, J. K. O. Sin, and S. S. Wong, "A novel crosstalk isolation structure for bulk CMOS power IC's," *IEEE Trans. Electron Devices*, vol. 45, no. 7, pp. 1580–1586, Jul. 1998.
- [20] H.-W. Tsai, M.-D. Ker, Y.-S. Liu, and M.-N. Chuang, "Analysis and solution to overcome EOS failure induced by latchup test in a highvoltage integrated circuits," in *Proc. IEEE Int. Symp. VLSI-DAT*, 2013, pp. 33–36.
- [21] J.-H. Lee, C. Kung, and E. Kung, "The internal circuit damage of a high-voltage product during the negative-current triggered (NCT) latchup test," in *Proc. IRPS*, 2013, pp. CR.2.1–CR.2.5.
- [22] M.-D. Ker, "ESD protection design in nano CMOS," in Advanced Signal Processing, Circuits and System Design Techniques for Communications. Piscataway, NJ, USA: IEEE Press, 2006, ch. 7, pp.217–279.



**Hui-Wen Tsai** (S'07) received the M.S. degree in electrical engineering in 2007 from National Chiao Tung University, Hsinchu, Taiwan, where she is currently working toward the Ph.D. degree in the Institute of Electronics.

Her main research focuses on the reliable and high-performance circuit design.



**Ming-Dou Ker** (F'08) received the Ph.D. degree from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1993.

He is currently the Dean of the College of Photonics, NCTU. Dr. Ker is the Editor of the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY.