

# New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation

Ming-Dou Ker, *Senior Member, IEEE*, and Jung-Sheng Chen, *Student Member, IEEE*

**Abstract**—A new sub-1-V curvature-compensated CMOS bandgap reference, which utilizes the temperature-dependent currents generated from the parasitic n-p-n and p-n-p bipolar junction transistor devices in the CMOS process, is presented. The new proposed sub-1-V curvature-compensated CMOS bandgap reference has been successfully verified in a standard 0.25- $\mu\text{m}$  CMOS process. The experimental results have confirmed that, with the minimum supply voltage of 0.9 V, the output reference voltage at 536 mV has a temperature coefficient of 19.5 ppm/ $^{\circ}\text{C}$  from 0  $^{\circ}\text{C}$  to 100  $^{\circ}\text{C}$ . With a 0.9-V supply voltage, the measured power noise rejection ratio is  $-25.5$  dB at 10 kHz.

**Index Terms**—Bandgap voltage reference, curvature-compensation technique, temperature coefficient, voltage reference.

## I. INTRODUCTION

REFERENCE circuits are the basic building blocks in many applications from pure analog, mixed-mode, to memory circuits. The demand for low-voltage operation is especially apparent in the battery-operated mobile products, such as cellular phones, PDAs, camera recorders, and laptops [1].

In CMOS technology, parasitic vertical bipolar junction transistors (BJTs) have been used in high-precision bandgap voltage references. The conventional CMOS bandgap references did not work with a sub-1-V supply voltage. The reason why the minimum supply voltage can not be lower than 1 V is constrained by two factors. One is due to the bandgap voltage of silicon around 1.25 V [2], [3], which exceeds a 1-V supply. The other is that the low-voltage design of the proportional to absolute-temperature current generation loop is limited by the input common-mode voltage of the amplifier [2], [4]. These two limitations can be solved by using the resistive subdivision methods [5], [6], low-threshold voltage (or native) device [5]–[7], BiCMOS process [4], or DTMOST device [8]. However, the bandgap reference working with a low supply voltage often has a higher temperature coefficient than that of a traditional bandgap reference. This has resulted in the development of new temperature-compensated techniques, such as quadratic temperature compensation [9], exponential temperature compensation [10], piecewise-linear curvature correction [11], [12], and resistor temperature compensation [13], [14]. To implement those advanced mathematical functions with high accuracy, the development of the low-voltage bandgap structure re-




Fig. 1. Traditional bandgap voltage reference circuit in CMOS technology.

quires precision matching of current mirrors or a preregulated supply voltage. Cascode current mirror [9], [11] and preregulated circuit [15] are good methods to solve this problem, but the minimum supply voltage is the tradeoff to use such methods.

In this brief, a new sub-1-V curvature-compensated CMOS bandgap reference is proposed to be successfully operated with sub-1-V supply in a standard 0.25- $\mu\text{m}$  CMOS process. The new proposed sub-1-V curvature-compensated bandgap voltage reference with a stable output voltage  $V_{\text{REF}}$  of 536 mV and temperature coefficient of 19.5 ppm/ $^{\circ}\text{C}$  under supply voltage of 0.9 V has been verified in the silicon chip [16].

## II. TRADITIONAL BANDGAP VOLTAGE REFERENCE CIRCUIT

The typical implementation of a traditional bandgap voltage reference in CMOS technology is shown in Fig. 1. In this circuit, the output reference voltage is the sum of a base-emitter voltage ( $V_{\text{BE}}$ ) of the BJT and the voltage drop across the upper resistance ( $R_2$ ). The BJTs ( $Q_1$  and  $Q_2$ ) are typically implemented by the diode-connected vertical p-n-p BJTs. The output reference voltage of the traditional bandgap voltage reference circuit can be written as

$$V_{\text{REF-TRAD}} = |V_{\text{BE2}}| + \frac{R_2}{R_1} \frac{kT}{q} \ln(N) \quad (1)$$

where  $k$  is Boltzmann's constant ( $1.38 \times 10^{-23}$  J/K),  $q$  is electronic charge ( $1.6 \times 10^{-19}$  C), and  $N$  is the emitter-area ratio of the BJTs. The second item in (1) is proportional to the absolute temperature (PTAT), which is used to compensate for the negative temperature coefficient of  $V_{\text{BE}}$ . Usually, the proportional to the absolute temperature voltage ( $V_{\text{PTAT}}$ ) comes from the thermal voltage ( $kT/q$ ) with a temperature coefficient about  $+0.085$  mV/ $^{\circ}\text{C}$  which is quite smaller than that of  $V_{\text{EB}}$ .

Manuscript received June 22, 2005; revised November 17, 2005. This work was supported by the National Science Council, Taiwan, R.O.C., under Contract NSC 94-2215-E-009-048. This paper was recommended by Associate Editor R. W. Newcomb.

The authors are with the Nanoelectronics and Gigascale System Laboratory, Institute of Electronics, National Chiao-Tung University, Hsinchu 300, Taiwan, R.O.C. (e-mail: mdker@iee.org).

Digital Object Identifier 10.1109/TCSII.2006.876377




Fig. 2. Relationship between nonlinear temperature dependence  $V_{BE}$  and linear temperature dependence  $V_{PTAT}$  on the output reference voltage of bandgap voltage reference circuit. The multiplying  $V_{PTAT}$  with  $K_{factor}$  is used to compensate the  $V_{BE}$ .

After multiplying  $V_{PTAT}$  with an appropriate factor and summing with  $V_{BE}$ , the bandgap voltage reference will have a low sensitivity to temperature variation. However, the relationship between  $V_{BE}$  of BJT and temperature is a nonlinear property that can be expressed by [17]

$$V_{BE} = V_G(T_0) + \frac{T}{T_0} [V_{BE}(T_0) - V_G(T_0)] - (\eta - m) \frac{kT}{q} \ln\left(\frac{T}{T_0}\right) \quad (2)$$

where  $V_G$  is the bandgap voltage of silicon extrapolated at 0 K,  $T$  is the absolute temperature in degrees kelvin ( $^{\circ}\text{K}$ ),  $\eta$  is a temperature constant depending on technology,  $m$  is the order of the temperature dependence of the collector current, and  $T_0$  is the reference temperature. In (2), the term of  $T \ln(T/T_0)$  is the nonlinear temperature-dependence factor to  $V_{BE}$ . When (2) is expanded by Taylor series, it can be represented by [17]

$$V_{BE} = a_0 + a_1 T + a_2 T^2 + \dots + a_n T^n \quad (3)$$

where  $a_0, a_1, \dots$ , and  $a_n$  are the corresponding coefficients. The relationship between temperature dependence  $V_{BE}$  and linear temperature dependence  $V_{PTAT}$  on the output reference voltage of bandgap reference is shown in Fig. 2. The first-order temperature compensation involves the cancellation of the  $T$  term by using the  $V_{PTAT}$ , but the high-order temperature-dependence factor cannot be compensated with  $V_{PTAT}$  in the traditional bandgap voltage reference. Therefore, the traditional bandgap voltage reference working in low supply voltage has a higher temperature coefficient.

### III. NEW PROPOSED CURVATURE-COMPENSATED METHOD

#### A. Design Concept

The proposed bandgap voltage reference with new curvature-compensation technique is illustrated in Fig. 3. There are two types of bandgap voltage reference circuits in standard CMOS process. The first type uses the parasitic vertical p-n-p BJTs to realize the bandgap voltage reference circuit, which has been widely used in many integrated circuits. The second type is realized with parasitic vertical n-p-n BJTs. The parasitic vertical n-p-n BJT in standard CMOS process is implemented with a deep n-well structure. Thus, there is no extra cost to have n-p-n parasitic transistor. The cross-sectional view of a parasitic vertical n-p-n BJT in CMOS process is shown in Fig. 4. The emitter,




Fig. 3. New proposed sub-1-V curvature-compensated bandgap voltage reference circuit.




Fig. 4. Cross-sectional view of a parasitic vertical n-p-n BJT in CMOS technology.

base, and collector of the parasitic vertical n-p-n BJT are realized by the n+ diffusion, p-well, and deep n-well layers, respectively.

The new proposed curvature-compensation technique has two output reference currents,  $I_{REF1}$  and  $I_{REF2}$ , which are formed by two bandgap voltage references. The current  $I_{REF1}$  comes from a bandgap voltage reference with p-n-p BJTs, whereas the  $I_{REF2}$  is produced by another bandgap voltage reference with n-p-n BJTs. The output reference currents act with concave-up shapes in the temperature range from  $0^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ , which are designed with the same center temperature ( $T_0$ ) where the temperature coefficient of  $I_{REF1}$  and  $I_{REF2}$  is zero. Through the current mirrors, a temperature-independent current generated from the difference between  $I_{REF1}$  and  $I_{REF2}$  can be produced to compensate for the high-order temperature-dependence factor of  $V_{BE}$ .

In Fig. 3, an output reference voltage  $V_{REF}$  with very low sensitivity to temperature can be obtained across the resistance  $R_{REF}$ . Thus, the new proposed curvature-compensated bandgap voltage reference has the excellent curvature-compensated result with low-voltage operation.

#### B. Circuit Implementation

The whole complete circuit to realize the new proposed sub-1-V curvature-compensated CMOS bandgap voltage reference is shown in Fig. 5. The new proposed sub-1-V curvature-compensated bandgap voltage reference is composed by two sub-1-V bandgap cores [2] with two operational amplifiers, which are designed with the two-stage structure. The startup circuit for the self-bias circuit is used to avoid the circuit working in the zero-current state, which is realized




Fig. 5. Complete circuit of the new proposed curvature-compensated bandgap voltage reference for sub-1-V operation.

by  $M_{SN1} \sim M_{SN3}$  ( $M_{SP1} \sim M_{SP3}$ ) for bandgap reference with n-p-n (p-n-p) BJTs.  $M_{SN1} \sim M_{SN2}$  and  $M_{SP1} \sim M_{SP2}$  form the functions of the inverter in the startup circuits. The device dimensions ( $W/L$ ) of  $M_{SN1}$  and  $M_{SP2}$  are chosen to be much less than one, respectively. To ensure a complete cutoff operation of  $M_{SN3}$  and  $M_{SP3}$ , the device dimensions ( $W/L$ ) of  $M_{SN3}$  and  $M_{SP3}$  should be designed with the considerations of both maximum supply voltage and operating temperature [2]. The low-voltage operational amplifiers also need the startup circuit to avoid the zero-current state. The same startup circuits in Fig. 5 also use in the low-voltage operational amplifiers with two-stage structure. The current  $I_{REF1}$  in Fig. 5 is produced by a sub-1-V bandgap voltage reference with p-n-p BJTs and a p-channel input pair of operational amplifier. The  $I_{REF1}$  can be expressed as

$$I_{REF1} = \frac{|V_{BE\_pnp}|}{R_{1\_pnp}} + \frac{1}{R_{3\_pnp}} \frac{kT}{q} \ln N_{pnp} \quad (4)$$

where  $R_{1\_pnp}$  is set to  $R_{1a\_pnp} + R_{1b\_pnp}$  (or  $R_{2a\_pnp} + R_{2b\_pnp}$ ),  $R_{1a\_pnp} = R_{2a\_pnp}$ , and  $R_{1b\_pnp} = R_{2b\_pnp}$ . The current  $I_{REF2}$  is produced by another sub-1-V bandgap voltage reference with n-p-n BJTs and an n-channel input pair of operational amplifier. Similarly,  $I_{REF2}$  can be expressed as

$$I_{REF2} = \frac{V_{BE\_npn}}{R_{1\_npn}} + \frac{1}{R_{3\_npn}} \frac{kT}{q} \ln N_{npn} \quad (5)$$

where  $R_{1\_npn}$  is set to  $R_{1a\_npn} + R_{1b\_npn}$  (or  $R_{2a\_npn} + R_{2b\_npn}$ ),  $R_{1a\_npn} = R_{2a\_npn}$ , and  $R_{1b\_npn} = R_{2b\_npn}$ . Through the current mirrors, the difference current,  $I_{REF}$ , between the  $I_{REF1}$  and  $I_{REF2}$  can be written as

$$\begin{aligned} I_{REF} &= K_2 I_{REF2} - K_1 I_{REF1} \\ &= \left( \frac{K_2 V_{BE\_npn}}{R_{1\_npn}} - \frac{K_1 |V_{BE\_pnp}|}{R_{1\_pnp}} \right) \\ &\quad + \frac{kT}{q} \left( \frac{K_2 \ln N_{npn}}{R_{3\_npn}} - \frac{K_1 \ln N_{pnp}}{R_{3\_pnp}} \right) \end{aligned} \quad (6)$$

where  $K_1$  is the device ratio of  $M_{4\_pnp}$  and  $M_{5\_pnp}$ , and  $K_2$  is the device ratio of  $M_{4\_npn}$  and  $M_{5\_npn}$ . If the  $\ln N_{npn}$  and  $\ln N_{pnp}$  have the same value and proper pairs of  $R_{1\_npn}$ ,  $R_{1\_pnp}$ ,  $R_{3\_npn}$ ,  $R_{3\_pnp}$ ,  $K_1$ , and  $K_2$  are chosen, the difference current ( $I_{REF}$ ) will ideally become a temperature-independence current. Therefore, a temperature-independence voltage

can be achieved across  $R_{REF}$ , which has the lower temperature coefficient. The output reference voltage can be expressed as

$$\begin{aligned} V_{REF} &= R_{REF} (K_2 I_{REF2} - K_1 I_{REF1}) \\ &= R_{REF} \left[ \left( \frac{K_2 V_{BE\_npn}}{R_{1\_npn}} - \frac{K_1 |V_{BE\_pnp}|}{R_{1\_pnp}} \right) \right. \\ &\quad \left. + \frac{kT}{q} \left( \frac{K_2 \ln N_{npn}}{R_{3\_npn}} - \frac{K_1 \ln N_{pnp}}{R_{3\_pnp}} \right) \right]. \end{aligned} \quad (7)$$

Thus, the new proposed sub-1-V bandgap voltage reference with the new curvature-compensated technique has an excellent curvature-compensated result.

The minimum supply voltage of the new proposed sub-1-V curvature-compensated bandgap voltage reference can be expressed by

$$\begin{aligned} V_{DD(\text{Min.})} &= \text{Max} \left[ \left( \frac{R_{1b\_pnp}}{R_{1a\_pnp} + R_{1b\_pnp}} |V_{BE\_pnp}| + |V_{THP}| + 2 |V_{DSsat}| \right), \right. \\ &\quad \left. \left( \frac{R_{2b\_npn}}{R_{1a\_npn} + R_{1b\_npn}} V_{BE\_npn} - V_{THN} + 2 V_{DSsat} \right) \right] \end{aligned} \quad (8)$$

where  $V_{THP}$  and  $V_{THN}$  are threshold voltages of the pMOS and nMOS transistors, respectively. Since the base-emitter voltages ( $V_{BE\_npn}$  and  $V_{BE\_pnp}$ ) of the bipolar transistors in (8) are multiplied by the resistance subdivision, this circuit can be operated with sub-1-V supply voltage.

Because the operational amplifier of the bandgap voltage reference is not ideal, the offset voltage ( $V_{OS}$ ) of the operational amplifier will increase error on the output reference voltage of the bandgap voltage reference. The bandgap voltage reference in CMOS technology suffers from the effect of the MOS transistor due to the mismatch of transistor dimensions and threshold voltage. In the new proposed sub-1-V curvature-compensated CMOS bandgap voltage reference, the relationship between the output reference voltage and offset voltage ( $V_{OS}$ ) of the operational amplifier can be rewritten as

$$\begin{aligned} V_{REF} &= R_{REF} (K_2 I_{REF2} - K_1 I_{REF1}) \\ &= R_{REF} \left[ \left( \frac{K_2}{R_{1\_npn}} V_{BE\_npn} - \frac{K_1}{R_{1\_pnp}} |V_{BE\_pnp}| \right) \right. \\ &\quad \left. + \frac{kT}{q} \left( \frac{K_2 \ln N_{npn}}{R_{3\_npn}} - \frac{K_1 \ln N_{pnp}}{R_{3\_pnp}} \right) \right. \\ &\quad \left. + \frac{K_2 R_{1\_npn}}{R_{1b\_npn}} V_{OSN} - \frac{K_1 R_{1\_pnp}}{R_{1b\_pnp}} V_{OSP} \right] \end{aligned} \quad (9)$$




Fig. 6. Simulated output reference current ( $I_{REF}$ ) of the new proposed bandgap voltage reference under different temperatures from 0 °C to 100 °C with a supply voltage of 1 V.

where  $V_{OSN}$  and  $V_{OSP}$  are the offset voltage of the operational amplifiers with n-channel and p-channel input pairs, respectively. The effect of the  $V_{OSN}$  and  $V_{OSP}$  is amplified by the resistance ratio of  $K_2 R_{1\_npn}/R_{1b\_npn}$  and  $K_1 R_{1\_pnp}/R_{1b\_pnp}$ , respectively. However, this can be reduced by increasing the emitter-areas ratio of the BJTs ( $N_{npn}$  and  $N_{pnp}$ ), and the required resistance ratio of  $K_2 R_{1\_npn}/R_{1b\_npn}$  and  $K_1 R_{1\_pnp}/R_{1b\_pnp}$  is reduced to minimize the negative impact from  $V_{OS}$  [14]. In an operational amplifier, the systematic offset can be minimized by adjusting transistor dimensions and bias current in the ratio, while the random offset can be reduced by a symmetrical and compact layout.

#### IV. VERIFICATION

##### A. Simulation

The bandgap voltage reference with the new proposed curvature-compensated technique has been simulated during the operating temperature from 0 °C to 100 °C. The temperature coefficient of the bandgap voltage reference with the new curvature-compensated technique is around 7.5 ppm/°C under the supply voltage of 1 V. The dependence of  $I_{REF}$  (output reference current) on the operating temperature from 0 °C to 100 °C is shown in Fig. 6 under the supply voltage of 1 V.

##### B. Silicon Measurement

The new proposed sub-1-V curvature-compensated bandgap voltage reference has been fabricated in a 0.25- $\mu\text{m}$  CMOS technology. The proposed sub-1-V curvature-compensated bandgap voltage reference consists of the bandgap cores, bipolar transistors, and resistors. Fig. 7 shows the overall die photograph of the new proposed sub-1-V curvature-compensated bandgap voltage reference. The occupied silicon area of the new proposed curvature-compensated bandgap voltage reference is only 480  $\mu\text{m} \times 226 \mu\text{m}$ . The active devices (MOSFETs) have been drawn in a common centroid layout to reduce process mismatch effect. The bipolar transistors in this chip are the parasitic vertical p-n-p BJTs and n-p-n BJTs. The ratio between the emitter areas of  $Q_{1\_pnp}$  and  $Q_{2\_pnp}$  ( $Q_{1\_npn}$  and  $Q_{2\_npn}$ ) is 8. The total emitter area of  $Q_{1\_pnp}$  ( $Q_{1\_npn}$ ) is 200  $\mu\text{m}^2$  and that of  $Q_{2\_pnp}$  ( $Q_{2\_npn}$ ) is 25  $\mu\text{m}^2$  in the layout. The resistors in this chip are formed by unalicyded P+ poly resistances, which have minimum process variation and temperature coefficient in the given foundry's CMOS process, to improve the accuracy of resistance




Fig. 7. Die microphotograph of the new proposed curvature-compensated bandgap voltage reference fabricated in a 0.25- $\mu\text{m}$  CMOS process.




Fig. 8. Measured dependence of output reference voltage on the operating temperature under different supply voltage levels.




Fig. 9. Measured dependence of output reference voltage on the supply voltage under different operating temperatures.

ratio. The bandgap voltage reference has been measured with the operating temperature varying from 0 °C to 100 °C. The power-supply voltage was set from 0.85 to 1.2 V. The measured results are shown in Fig. 8. The temperature coefficient is around 13.4 ppm/°C with a supply voltage at 1 V. The experimental results in Fig. 9 have confirmed that the minimum supply voltage for the new proposed sub-1-V curvature-compensated bandgap voltage reference is 0.9 V with a temperature coefficient of 19.5 ppm/°C.

About the measurement setup for power-supply rejection ratio (PSRR), a signal with sinusoidal ripple is added onto the power supply to measure the small-signal gain between the supply voltage and output reference voltage. The ac input signal at the power-supply pin must include a dc offset of the normal power-supply voltage, so that the bandgap voltage reference circuit remains powered up [18]. The averaged measured PSRR is -25.5 dB at 10 kHz, whereas the reference output

TABLE I  
COMPARISON AMONG THE CURVATURE-COMPENSATED BANDGAP VOLTAGE REFERENCES

	This work	Ref. [10]	Ref. [11]	Ref. [12]	Ref. [14]
Technology	0.25- $\mu\text{m}$ CMOS	1.5- $\mu\text{m}$ BiCMOS	2- $\mu\text{m}$ BiCMOS	BJT	0.6- $\mu\text{m}$ CMOS
VDD <sub>(min)</sub>	0.9 V (1 V)	1.2 V	1.1 V	1 V	2 V
Temperature Range	0 ~ 100 °C	-55 ~ 125 °C	-15 ~ 90 °C	0 ~ 125 °C	0 ~ 100 °C
Temperature Coefficient	Without Trimming 19.5 ppm/°C (13.4 ppm/°C)	After Trimming 6.7 ppm/°C	After Trimming $\approx$ 20 ppm/°C	After Trimming 4 ppm/°C	After Trimming 5.3 ppm/°C

voltage is 536 mV at 25 °C under the supply voltage of 0.9 V. The comparison among the proposed sub-1-V curvature-compensation bandgap voltage reference of this work with other prior-art curvature-compensation bandgap voltage references is summarized in Table I. From this table, the exponential temperature compensation [10] and piecewise-linear curvature correction [11], [12] are realized by BiCMOS and BJT processes, respectively. The resistor temperature compensation [14] in CMOS process requires a higher supply voltage to realize it. Those prior arts [10]–[12], [14] shown with very low temperature coefficients were achieved by trimming after silicon fabrication. In this brief, the new proposed sub-1-V curvature-compensated bandgap voltage reference can achieve a sufficiently low temperature coefficient without trimming in the general CMOS technology.

## V. CONCLUSION

A new proposed sub-1-V curvature-compensated bandgap voltage reference with  $V_{\text{REF}}$  of 536 mV and temperature coefficient of 19.5 ppm/°C under a supply voltage of 0.9 V was presented, which consumes a maximum current of 50  $\mu\text{A}$  at 0.9 V. The sub-1-V operation of the curvature-compensated bandgap voltage reference has been successfully verified in silicon. The new proposed curvature-compensated technique used to improve the temperature coefficient of sub-1-V bandgap voltage reference can be implemented in general CMOS technology.

## REFERENCES

- [1] Y. Jiang and E. K. F. Lee, "Design of low-voltage bandgap voltage reference using transimpedance amplifier," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 6, pp. 552–555, Jun. 2000.
- [2] K. N. Leung and K. T. Mok, "A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device," *IEEE J. Solid-State Circuits*, vol. 37, no. 4, pp. 526–529, Apr. 2002.
- [3] P. Malcovati, F. Maloberti, M. Pruzzi, and C. Focci, "Curvature compensated BiCMOS bandgap with 1-V supply voltage," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1076–1081, Jul. 2001.
- [4] H. Neuteboom, B. M. J. Kup, and M. Janssens, "A DSP-based hearing instrument IC," *IEEE J. Solid-State Circuits*, vol. 32, no. 11, pp. 1790–1806, Nov. 1997.
- [5] H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap voltage reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 670–674, May 1999.
- [6] G. Giustolisi, "A low-voltage low-power voltage reference based on subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 151–154, Jan. 2003.
- [7] A.-J. Annema, "Low-power bandgap voltage references featuring DT-MOSTs," *IEEE J. Solid-State Circuits*, vol. 34, no. 7, pp. 949–955, Jul. 1999.
- [8] G. Giustolisi and G. Palumbo, "A detailed analysis of power-supply noise attenuation in bandgap voltage references," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 1, pp. 185–197, Feb. 2003.
- [9] B.-S. Song and P. R. Gray, "A precision curvature-compensated CMOS bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. SC-18, no. 6, pp. 634–643, Dec. 1983.
- [10] I. Lee, G. Kim, and W. Kim, "Exponential curvature-compensated BiCMOS bandgap voltage references," *IEEE J. Solid-State Circuits*, vol. 29, no. 11, pp. 1396–1403, Nov. 1994.
- [11] G. A. Rincon-Mora and P. E. Allen, "A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1551–1554, Oct. 1998.
- [12] M. Gunawan, G. C. M. Meijer, J. Fonderie, and J. H. Huijsing, "A curvature-corrected low-voltage bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 28, no. 6, pp. 667–670, Jun. 1993.
- [13] S. R. Lewis and A. P. Brokaw, "Curvature correction of bipolar bandgap voltage reference," U.S. 480 890 8, Feb. 28, 1989.
- [14] K. N. Leung, K. T. Moke, and C. Y. Leung, "A 2-V 23- $\mu\text{A}$  curvature-compensated CMOS bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 561–564, Mar. 2003.
- [15] K.-M. Tham and K. Nagaraj, "A low supply voltage high PSRR voltage reference in CMOS process," *IEEE J. Solid-State Circuits*, vol. 30, no. 5, pp. 586–590, May 1995.
- [16] M.-D. Ker, J.-S. Chen, and C.-Y. Chu, "New curvature-compensation technique for CMOS bandgap voltage reference with sub-1-V operation," in *Proc. IEEE Int. Symp. Circuits Syst.*, Kobe, Japan, 2005, pp. 3861–3864.
- [17] G. A. Rincon-Mora, *Voltage Reference-From Diodes to Precision High-Order Bandgap Circuits*. New York: Wiley, 2002.
- [18] M. Burns and G. W. Roberts, *An Introduction to Mixed-Signal IC Test and Measurement*. Oxford, U.K.: Oxford, 2001, pp. 287–289.