

# on Fundamentals of Electronics, Communications and Computer Sciences

VOL. E100-A NO. 1 JANUARY 2017

The usage of this PDF file must comply with the IEICE Provisions on Copyright.

The author(s) can distribute this PDF file for research and educational (nonprofit) purposes only.

Distribution by anyone other than the author(s) is prohibited.

A PUBLICATION OF THE ENGINEERING SCIENCES SOCIETY



The Institute of Electronics, Information and Communication Engineers Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO, 105-0011 JAPAN

### 275

## PAPER A 8 Phases 192 MHz Crystal-Less Clock Generator with PVT Calibration

Ting-Chou LU<sup>†,††</sup>, Member, Ming-Dou KER<sup>†</sup>, Hsiao-Wen ZAN<sup>†††</sup>, Nonmembers, Jen-Chieh LIU<sup>††††a)</sup>, Member, and Yu LEE<sup>††,†††††</sup>, Nonmember

**SUMMARY** A multi-phase crystal-less clock generator (MPCLCG) with a process-voltage-temperature (PVT) calibration circuit is proposed. It operates at 192 MHz with 8 phases outputs, and is implemented as a 0.18  $\mu$ m CMOS process for digital power management systems. A temperature calibrated circuit is proposed to align operational frequency under process and supply voltage variations. It occupies an area of  $65 \mu$ m × 75  $\mu$ m and consumes 1.1 mW with the power supply of 1.8 V. Temperature coefficient (TC) is 69.5 ppm/°C from 0 to 100°C, and 2-point calibration is applied to calibrate PVT variation. The measured period jitter is a 4.58-ps RMS jitter and a 34.55-ps peak-to-peak jitter (P2P jitter) at 192 MHz within 12.67k-hits. At 192 MHz, it shows a 1-MHz-offset phase noise of –102 dBc/Hz. Phase to phase errors and duty cycle errors are less than 5.5% and 4.3%, respectively.

key words: crystal-less clock generator, multi-phase output, digital power application, process, voltage and temperature (PVT) calibration

#### 1. Introduction

In the evolution of electrical products, portable devices with more multi-functions and smaller size increase market competitiveness. The necessity has promoted an explosive growth of wafer fabrication and system on chip (SoC). The clock reference circuit is an essential component in digital, analog, and radio frequency (RF) applications [1]. However, power consumption and frequency variation are the most important factors to be overcome in a clock generator. Currently, crystal oscillators (XOs), micro electro mechanical systems (MEMS) oscillators and complementary metal-oxide-semiconductor (CMOS)-based oscillators are three main ways used to generate the reference clock signal. XOs provide highly precise and nearly temperature independent reference clock [2], [3]. However, the crystal (XTAL) is an off-chip component with high power consumption. MEMS oscillators provide higher Q and better signal

<sup>†††</sup>The author is with the Department of Photonics and Institute of Electro-Optics, National Chiao Tung University, Hsinchu, Taiwan. <sup>††††</sup>The author is with the Department of Electrical Engineering, National United University, Miaoli City, Miaoli County, Taiwan. <sup>†††††</sup>The author is with the Graduate Institute of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan.

a) E-mail: jcliu@nuu.edu.tw

DOI: 10.1587/transfun.E100.A.275

characteristic than CMOS-based oscillators, whereas need additional micro electro mechanical process to be integrated with traditional CMOS process [4].

Recently, there has been three kinds of CMOS-based oscillators. The inductance-capacitor (LC) oscillators operate at high frequency [5]. The structure has high Q and low phase noise. It mostly targets at RF frequency synthesis. Relaxation oscillators repeatedly alternate between two states with a period that depend on the charging of a capacitor [6]–[10]. All digital CMOS-based oscillators are implemented for applications such as the internal control and the high-speed interface [11]–[13]. The low voltage, power and small area features of all digital CMOS-based oscillators bring enormous benefits.

The CMOS-based oscillators should achieve sufficiently high frequency stability and accuracy over variation in process, voltage, and temperature (PVT) [14]. Switching capacitor and different types of resistors are well-known PVT calibration circuits of oscillators. Multi-phase clock applications, such as high speed data transmission likes clock and data recovery (CDR) or clock synthesis for frequency multiplication, are widely applied in digital and RF circuits [15], [16]. The proposed 8 phases crystal-less clock generator with PVT calibration is fabricated in 0.18  $\mu$ m CMOS technology. The whole circuit consumes 1.1 mW with the power supply of 1.8 V and the core dimension is 65  $\mu$ m × 75  $\mu$ m.

#### 2. Architecture and Circuit Implementation

Figure 1 shows the structure of the proposed multi-phase PVT calibrated CLCG. It includes a ring oscillator, a phase error corrector (PEC), a level shifter and a bias circuit. The bias circuit consists of current source and a PVT calibrated circuit.

2.1 Voltage Controlled Oscillator and Phase Error Correct Circuit

The schematic of the applied voltage controlled oscillator (VCO) is illustrated in Fig. 2. The VCO adopts 4 stages differential cell with 8 phases outputs.

Figure 3 illustrates the circuit of VCO with a phase error correct (PEC) circuit. The phase error mainly occurs at the mismatch of each phase. The circuit routing of the ring oscillator and process variation are the major reasons. The

Manuscript received May 9, 2016.

Manuscript revised August 26, 2016.

<sup>&</sup>lt;sup>†</sup>The authors are with the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan.

<sup>&</sup>lt;sup>††</sup>The authors are with the Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan.



Fig. 1 Block diagram of the proposed CLCG.



Fig. 2 Schematic of the 8 phase differential ring oscillator.



**Fig. 3** Block diagram of the VCO, LS, and PEC, and (b) simulated result between output phase and phase error.



Fig. 4 Block diagram of the PVT calibrated circuit.

PEC circuit applies resistors between each phase to balance the mismatch. Figure 3(b) shows the relationship between output phase and phase error. The phase error without PEC circuit is 40.5 ps (2.93°) at P<4>. The PEC circuit adopts 15k Ohm to achieve the minimum phase error which is 1.61°. Thus, the PEC can reduce 45% of the phase error [17].

#### 2.2 PVT Calibrated Circuit

The modified PVT calibrated CLCG architecture is demonstrated in Fig. 4. The calibrated circuits calibrate the variation by a digital controlling bias circuit. There are three PVT calibrated mechanisms for CLCG. The digital code, F<6:0>, can calibrate the process and frequency variations. The digital code, TP<4:0>, can calibrate the positive temperature variation and the digital code, TN<4:0>, modifies the negative temperature variation. The frequency calibration consists of MP1, MP2, R1, and R2. F<6:0> can control the current  $I_1$  which can modify the VCO frequency. R1, R2, and MP2 are the bias circuit. The bias voltage  $V_{bf}$  is as follows.

$$V_{bf} = V_{DD} - (V_{SD(MP1)} + V_{SG(MP2)}) = \frac{R_2}{R_1 + R_2} V_{DD}$$
(1)

where  $V_{SD(MP1)}$  and  $V_{SG(MP2)}$  are the source-to-drain voltage of MP1 and the source-to-gate voltage of MP2, respectively. The voltage division of resistance has to keep MP2 operating at the saturation region.

Simulated frequency versus temperature for the CLCG without temperature calibrations is shown in Fig. 5. Temperature coefficients (TC) are -350, -505, and -901 ppm/°C of slow-slow (SS), typical-typical (TT) and fast-fast (FF) corners, respectively. TC of CLCG are all negative temperature coefficients; therefore, we propose the negative temperature coefficient calibration (NTCC) circuit calibrates negative TC. MP5, MP6, MP7, MN2, MN3, R5, and R6 constitute of the NTCC. TN<4:0> can control the current I<sub>3</sub> which can modify the VCO frequency, and MP6 and MP7 can transfer the calibrated current to I<sub>3</sub>.

The simulated results of the temperature calibration part



**Fig.5** Simulated frequency versus temperature for the proposed DCO without temperature calibration.



Fig. 6 Simulated frequency versus temperature for the temperature calibration part.

are shown in Fig. 6. The temperature calibration circuit consists one transistor  $M_a$  and two bias resistors  $R_{bias1}$  and  $R_{bias2}$ . The MOSFET drain current  $I_D$  is expressed as

$$I_D \propto \mu(T) \left( V_{DD} - V_{TH}(T) \right)^{\alpha} \tag{2}$$

The threshold voltage  $V_{TH}(T)$  and mobility  $\mu(T)$  have temperature dependence [18], [19] as follows.

$$V_{TH}(T) = V_{TH}(T_0) - k(T - T_0)$$
(3)

$$\mu(T) = \mu(T_0) \left(\frac{T}{T_0}\right)^{-m} \tag{4}$$

where T is the present temperature and T<sub>0</sub> is the room temperature (T<sub>0</sub> = 300 K).  $\alpha$  is typically to be 2. *k* is the threshold voltage temperature coefficient whose typical value is 2.5 mV/K. *m* is mobility temperature exponent whose typical value is about 1.5~2. Both  $\mu$  and V<sub>TH</sub> are negative temperature coefficients. The effect of drain current by  $\mu$  is much higher than that by V<sub>TH</sub> as V<sub>DD</sub> and V<sub>TH</sub>(T) are relatively large, such as V<sub>DD</sub> = 1.8 V and V<sub>TH</sub> = 0.7 V [20]. Figure 6 shows the same trend of drain current versus temperature where drain current is negative TC = -3750 ppm/°C. On the contrary, the effect of drain current by V<sub>TH</sub> is higher than that by  $\mu$  as V<sub>DD</sub> and V<sub>TH</sub>(T) are relatively small, such as V<sub>DD</sub> < 1 V and V<sub>TH</sub> = 0.7 V.

The NTCC circuit consists of the temperature calibration part and a pair of current mirror. The temperature



**Fig.7** Simulated frequency versus temperature for the proposed VCO under (a) typical-typical and (b) slow-slow corner with supply voltage variation.

part includes R5, R6, and MN2. It produces the positive TC bias voltage  $V_{bnt}$  which controls the drain current of MN3,  $I_{D(MN3)}$ . As  $V_{bnt}$  increases with temperature, so does  $I_{D(MN3)}$ . In analogy to the mechanism in a current mirror,  $I_3$  is approximately proportional to absolute temperature (PTAT). Therefore, the output frequency can be pulled up with temperature by bias current  $I_3$ . The PTAT current modifies a negative temperature coefficient via digital code, TN<4:0>.

Figure 7(a) shown the simulation results of the frequency accuracy of CLCG under TT corner with supply voltage variation. TC are 312, -468, -505, -1072, and  $-1187 \text{ ppm/}^{\circ}\text{C}$  of  $V_{\text{DD}} = 1.6 \text{ V}$ , 1.7 V, 1.8 V, 1.9 V, and 2.0 V, respectively. However, TC turns out to be a positive temperature coefficient as supply voltage is reduced to 1.6 V from 1.8 V. As a MOS device has a large current, the CLCG can obtain a negative temperature coefficient easily.

With variations of process corner and supply voltage (SS corner and low supply voltage), the CLCG becomes a positive temperature coefficient. For example, Fig. 7(b) shows the simulation results of the frequency accuracy of CLCG under SS corner. The TCs with  $V_{DD} = 1.6$  V and  $V_{DD} = 1.7$  V become positive temperature coefficients which fails the implementation of a negative temperature calibrated circuit under low voltage supplies. The main reason is that

the additional bias circuit reduces the head room of the VCO. Applying long channel length devices of the oscillator keeps TC staying in a negative temperature coefficient. Besides, an adoption of the positive temperature calibrated circuit (PTCC) is a low cost and low power consumption way.

MP3, MP4, MN1, R3, and R4 constitute of the positive temperature calibration which is the same as the circuit of right hand side in Fig. 6. TP<4:0> is able to control the current I<sub>2</sub> which can modify the frequency. As V<sub>bpt</sub> increases with temperature, I<sub>2</sub> = I<sub>D(mp4)</sub> decreases. Therefore, I<sub>2</sub> is complementary to absolute temperature (CTAT). The CTAT current modifies the positive temperature variation by digital code, TP<4:0>.

Figure 8 shows the simulation result after temperature calibration. Temperature coefficients (TC) are 83, 62.5, and 46.9 ppm/°C of SS, TT and FF corners, respectively. TC at V<sub>DD</sub> = 1.6 V is 119 ppm/°C of TT corner. The compensated curve of negative TC is concave, while the one of positive TC is convex. The frequency resolution of F<6:0> is  $\frac{\text{Tuning Range}}{2^N} = \frac{128 \text{ MHz}}{2^7} = 1 \text{ MHz}$ , where N is the number of digital code. Besides, the frequency resolution of TP<4:0> is  $\frac{\text{Tuning Range}}{2^N} = \frac{16 \text{ MHz}}{2^5} = 500 \text{ kHz}$ . Tuning step of TP<4:0> and TP<4:0> are 500 kHz.

#### 2.3 Level Shifter

194

193

192

191

0

(iv)

25

TT. Voo

Frequency (MHz)

Buffers are widely applied to amplify the digital signals. As

(iv)

(ii)

46.9 ppm/

100

119

ppm

(i)

=1.8V: TC=62.5ppm/ C with PTCC

1.6V: TC=119 ppm/ C with NTCC

75

FF, Vpp=1.8V; TC= 83 ppm/ C with PTCC

TC-40

50 rature (° C)





the operating voltage increases, the output signal couldn't be properly amplified to full swing or even turn off to zero. The schematic of level shifter is shown in Fig.9. The level shifter amplifies the output swing to guaranteed full swing outputs. The output signal of VCO provides low voltage supply (V<sub>DDL</sub>) input signal (P<sub>VCO</sub><i>) to level shifter. <u>Two NMOS</u> devices with gate connection to P<sub>VCO</sub><i> and P<sub>VCO</sub><i> speed up the transition. The input signal which is low voltage level ensures that the CLCG could produce high voltage level output signal P<sub>LS</sub><i> under a low voltage supply. Furthermore, the power consumption of level shifter is lower than traditional buffers [21].

#### 3. Experimental Results

The proposed clock generator has been fabricated in a 0.18  $\mu$ m GP (general purpose) CMOS process without specialized analog process options. Die photograph is shown in Fig. 10(a). The core dimension which includes multiplier (MUX) and output buffers is 65  $\mu$ m × 145  $\mu$ m. The MUX and output buffers are used to measure the information of each phase output signal. Therefore, the CLCG core area is 65  $\mu$ m × 75  $\mu$ m.

In Fig. 10(b), the block of output stage for measuring phase to phase errors and duty cycle errors is illustrated. The output stage includes MUX and output buffers. The MUX is applied to select phases and phase to phase errors can be measured by selecting two adjacent phases. The MUX is also capable to produce additional jitter each output phase. The output buffer includes tap buffers and resistances. The total power consumption is 1.1 mW at 1.8 V.

#### 3.1 Process Voltage Temperature Calibration

Figure 11 shows the measurement environment. Temperature measurements were performed in a programmable thermal chamber. Frequency drift was measured with a real-time oscilloscope (Agilent 81204B). The PVT calibration setup can be theoretically considered as the following operations:



Fig. 10 (a) Die photograph of the proposed circuit, and (b) block of output stage.



Fig. 11 Measurement setup.

First of all, we determine the offset and slope by temperature measurement. After setting all the digital code, F<6:0>, TP<4:0> and TN<4:0> to zero, we put the device under test (DUT) into a programmable temperature chamber and measure the frequency at 20°C and 80°C respectively. Therefore, the offset ( $\Delta$ F) which denotes the difference between measured frequency and targeted frequency could be found. And the temperature offset,  $\Delta$ T, is equal to 60°C, that is 80°C – 20°C. *slope* =  $\frac{\Delta F80°C - \Delta F20°C}{\Delta T}$ .

Secondly, we select the temperature calibration circuit by the trend of the temperature dependence. The measured frequency to temperature curve is used to spot the temperature calibration circuit. If the slope is negative, the negative calibration circuit is applied. Otherwise, the positive calibration circuit is adopted for a positive TC.

Finally, the calibrated circuits calibrate the frequency variation automatically. From Fig. 8, one optimal compensated point is obtained under one temperature and voltage setting. These simulated optimal compensated points are then plotted in Fig. 12. The vertical axis refers to digital code in both Fig. 12(a) and (b) while the horizontal axis denotes an offset and a slope respectively in Fig. 12(a) and Fig. 12(b). We plotted fitting lines by linear regression analysis. Then we could get any desired digital code by substituting measured offset and slope into fitting lines in Fig 12(a) and (b).

Measured results after calibration are shown in Fig. 12(c). After calibration mechanism, PVT calibration which calibrates the initial frequency to 192 MHz at 20°C has been applied. The total temperature coefficient is measured in the external 1.8-V unregulated power supply under a temperature range from 0 to 100°C. TC without any calibration is  $\pm 2.375\%$  or 475 ppm/°C and turns out to be  $\pm 0.342\%$  or 69.5 ppm/°C after calibration. Figure 12(c) also shows the measured results under various supply voltage. The blue line, representing V<sub>DD</sub> = 1.6 V, is the only one with positive temperature calibration and the unique concave curve, which conforms to theoretical simulation.

#### 3.2 Jitter and Phase Noise

Figure 13 represents the operating frequencies of CLCG at 20°C and the jitter histogram at 1.8 V. The CLCG output demonstrates a 4.58-ps RMS jitter and a 34.55-ps peak-to-peak jitter (P2P jitter) at 192 MHz within 12.67k hits.



Fig. 12 (a) Relationship between digital code and (a) offset, (b) slope, and (c) measurement result after temperature calibration with  $V_{DD}$  variation.



**Fig. 13** Jitter performance where RMS=4.58 ps and P2P=34.55 ps of 192 MHz output at 1.8 V.

The RMS and P2P period jitters are less than 0.088% and 0.665%, respectively. Fig. 14 shows the output spectrum of the VCO with a supply voltage of 1.8 V, and the phase noise of output signal. As shown in Fig. 14, the phase noise is -102.03 dBc/Hz @ 1 MHz offset and -124.24 dBc/Hz @ 10 MHz.



Fig. 14 Measured output spectrum and phase noise of 192 MHz output of the VCO with a supply voltage of 1.8 V.



Fig. 15 Measurement result of duty cycle error and phase to phase duty cycle error.

#### 3.3 Duty Cycle Error and Phase to Phase Error

In Fig. 15, the duty cycle and phase to phase errors under the two test chips are shown. The maximum duty cycle error is 3.6%, which occurs at P<3>. The phase to phase duty cycle error (DC<sub>i</sub>–DC<sub>i–1</sub>) is a crucial point for pulse width modulation (PWM) applied in power converter [22]. The maximum phase to phase duty cycle error is 4.3% occurring at stage 3 which is between P<2> and P<3>. Figure 16 represents the output phase and phase error of two chips respectively. Output phase increases 45° per phase. The phase error is the error between ideal phase and measured error. The maximum phase error is 5.5% occurring at P<6>. The total phase error is between -4.3 to +5.5%. The phase error can be reduced efficiently by adjusting the VDD of output buffers.

Table 1 summarizes and compares the current temperature calibrated clock generators and the proposed circuit. Compared to other ring oscillator, our proposed 8 phases CLCG exhibits the lowest temperature sensitivity, smaller size and lower jitter performance. Besides, the performance of the duty cycle error and phase error are quite excellent per-



Fig. 16 Measurement result of output phase and phase to phase error.



Fig. 17 FOM versus temperature coefficients.

formance as well. Fig. 17 shows the figure of merits (FoM) versus temperature coefficients. The FOM is defined as a ratio of the power consumption to the oscillation frequency (nW/kHz) [10]. The calculated FOM is 5.73 nW/kHz for the proposed circuit, and is better than other works expect for [6], [7], and [10]. However, the area of the proposed circuit is smaller than others. Besides, the frequency of proposed circuit is much higher than other works. Comparing with traditional PVT calibration mechanism such as blending TC of polysilicon resistor and diffusion resistor or bandgap reference circuit [10], [11], the proposed PVT calibration circuit has nearly equivalent TC as above works. The oscillators of relaxation or thermal diffusivity based have lower TC than others structures. However, above designs have large die dimensions or high power consumption. Therefore, these designs are widely applied at precisely microelectromechanical systems.

#### 4. Conclusion

The proposed 8 phases crystal-less clock generator circuit was fabricated in a  $0.18 \,\mu\text{m}$  CMOS technology. It consumes 1.1 mW with a power supply of 1.8 V, and occupies

	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[14]	This work
Architecture	Rex.	Rex.	Rex.	RC.	Rex.	Ring	Ring.	Ther.	Ring
								Diff.	
Technology (nm)	130	180	65	65	180	250	130	700	180
Multi-Phase	1	1	1	1	1	1	1	1	8
Supply voltage (V)	1.2	1.8	1.2	1.8	1.8	2.4	3.3	5	1.8
Frequency (MHz)	1.24	14	12.6	6	1.1	7.03	1250	1.6	192
Power (mW)	0.0058	0.045	0.0984	0.066	0.00086	1.5	11	7.8	1.1
TC(ppm/°C)	296	23@	205@	86@	64.3@	101@	340@	22.4@	69.5@
		-40~125 °C	0~80 °C	0~100 °C	-20~80 °C	-40~125 °C	-40~125 °C	-55~125 °C	0~100 °C
DC variation (%)	±1.8@	±0.16@	±0.07@	N.A	<3@	0.31@	N.A.	N.A.	±3.6
	1.01~0.9	1.7~1.9V	1.1~1.5V		1.2~2.4V	2.4~2.75V			
	9V								
Jitter(ps)	3448p	40p(P-P)	N.A.	N.A.	N.A.	N.A.	N.A.	312ps	4.58p
(RMS)	(0.278%)	(0.056%)						(0.0195%	(0.088%)
(P-P)								)	34.55p
									(0.665%)
PN(dBc/Hz)	N.A	-115	-120	-94.6	-74.2	N.A.	-88	N.A.	-102
@1MHz				@100kHz					
Area (mm <sup>2</sup> )	0.016	0.04	0.01	0.03	0.075	1.6	0.014	6.75	0.0049
FOM(nW/kHz)	4.68	3.2	7.81	11	0.78	213.4	8.8	4875	5.73

 Table 1
 Performance comparisons of clock generators.

core dimension of  $65 \,\mu\text{m} \times 75 \,\mu\text{m}$  excluding output buffer and MUX. The measured period jitters are a 4.58-ps RMS jitter and a 34.55-ps P2P jitter at 192 MHz within 12.67k hits. At 192 MHz, the phase noise of CLCG is  $-102 \,\text{dBc/Hz}$ at 1-MHz-offset. Operational frequencies vary  $\pm 0.34\%$  at V<sub>DD</sub> = 1.8 V and  $\pm 0.479\%$  with 10% supply voltage variation between 0° and 100°C. The maximum duty cycle error is 4.3%, and the phase to phase errors are less than  $\pm 5.5^{\circ}$ . This work not only realizes a CLCG operating with 8 phases outputs, but also fulfills sufficiently high frequency stability and accuracy under the process and temperature variations.

#### Acknowledgments

This work was supported in part by the Industrial Technology Research Institute of Taiwan, R.O.C.

#### References

- [1] H. Lakdawala, M. Schaecher, C.-T. Fu, R. Limaye, J. Duster, Y. Tan, A. Balankutty, E. Alpman, C.C. Lee, K.M. Nguyen, H.-J. Lee, A. Ravi, S. Suzuki, B.R. Carlton, H.S. Kim, M. Verhelst, S. Pellerano, T. Kim, S. Venkatesan, D. Srivastava, P. Vandervoorn, J. Rizk, C.-H. Jan, S. Ramamurthy, R. Yavatkar, and K. Soumyanath, "A 32 nm SoC with dual core ATOM processor and RF WiFi transceiver," IEEE J. Solid-State Circuits, vol.48, no.1, pp.91–103, Jan. 2013.
- [2] Y. Chang, J. Leete, Z. Zhou, M. Vadipour, Y.-T. Chang, and H. Darabi, "A differential digitally controlled crystal oscillator with a 14-Bit tuning resolution and sine wave outputs for cellular applications,"

IEEE J. Solid-State Circuits, vol.47, no.2, pp.421-434, Feb. 2012.

- [3] T.-M. Wang, M.-D. Ker, and H.-T. Liao, "Design of mixed-voltagetolerant crystal oscillator circuit in low-voltage CMOS technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.5, pp.966–974, May 2009.
- [4] S. Zaliasl, J.C. Salvia, G.C. Hill, L.W. Chen, K. Joo, R. Palwai, N. Arumugam, M. Phadke, S. Mukherjee, H.-C. Lee, C. Grosjean, P.M. Hagelin, S. Pamarti, T.S. Fiez, K.A.A. Makinwa, A. Partridge, and V. Menon, "A 3 ppm 1.5 × 0.8 mm<sup>2</sup> 1.0 μA 32.768 kHz MEMS-based oscillator," IEEE J. Solid-State Circuits, vol.50, no.1, pp.291–302, Jan. 2015.
- [5] M.S. McCorquodale, J.D. O'Day, S.M. Pernia, G.A. Carichner, S. Kubba, and R.B. Brown, "A monolithic and self-referenced RF LC clock generator compliant with USB 2.0," IEEE J. Solid-State Circuits, vol.42, no.2, pp.385–399, Feb. 2007.
- [6] K.-K. Huang and D.D. Wentzloff, "A 1.2-MHz 5.8-μW temperaturecompensated relaxation oscillator in 130-nm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.61, no.5, pp.334–338, May 2014.
- [7] Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, "An onchip CMOS relaxation oscillator with voltage averaging feedback," IEEE J. Solid-State Circuits, vol.45, no.6, pp.1150–1158, June 2010.
- [8] Y. Cao, P. Leroux, W. De Cock, and M. Steyaert, "A 63,000 Q-factor relaxation oscillator with switched-capacitor integrated error feedback," Proc. IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.186–187, 2013.
- [9] V. De Smedt, P. De Wit, W. Vereecken, and M.S.J. Steyaert, "A 66 μW 86 ppm/°C fully-integrated 6 MHz wienbridge oscillator with a 172 dB phase noise FOM," IEEE J. Solid-State Circuits, vol.44, no.7, pp.1990–2001, July 2009.
- [10] Y.-H. Chiang and S.-I. Liu, "A submicrowatt 1.1-MHz CMOS relaxation oscillator with temperature compensation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.60, no.12, pp.837–841, May 2013.

- [11] K. Sundaresan, P.E. Allen, and F. Ayazi, "Process and temperature compensation in a 7-MHz CMOS clock oscillator," IEEE J. Solid-State Circuits, vol.41, no.2, pp.433–442, Feb. 2006.
- [12] K.R. Lakshmikumar, V. Mukundagiri, and S.L.J. Gierkink, "A process and temperature compensated two-stage ring oscillator," Proc. IEEE Custom Integrated Circuits Conference, pp.691–694, 2007.
- [13] J.-C. Liu, W.C. Lee, H.-Y. Huang, K.-H. Cheng, C.-J. Huang, Y.-W. Liang, J.-H. Peng, and Y.-H. Chu, "A 0.3-V all digital crystal-less clock generator for energy harvester applications," 2012 IEEE Asian Solid State Circuits Conference (A-SSCC), pp.117–120, 2012.
- [14] S.M. Kashmiri, M.A.P. Pertijs, and K.A.A. Makinwa, "A thermaldiffusivity-based frequency reference in standard CMOS with an absolute inaccuracy of ±0.1% from -55°C to 125°C," IEEE J. Solid-State Circuits, vol.45, no.12, pp.2510–2520, Dec. 2010.
- [15] K.-S. Kwak and O.-K. Kwon, "Power-reduction technique using a single edge-tracking clock for multiphase clock and data recovery circuits," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.61, no.4, pp.239–243, April 2014.
- [16] D.-H. Kwon, Y.-S. Park, and W.-Y. Choi, "A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.62, no.6, pp.1472–1480, June 2015.
- [17] K.-F. Un, P.-I. Mak, and R.P. Martins, "Analysis and design of openloop multiphase local-oscillator generator for wireless applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.57, no.5, pp.970–981, May 2010.
- [18] Y.P. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor, Oxford U.P., New York, 2011.
- [19] I.M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.48, no.7, pp.876–884, July 2001.
- [20] K. Kanda, K. Nose, H. Kawaguchi, and T. Sakurai, "Design impact of positive temperature dependence on drain current in sub-1-V CMOS VLSIs," IEEE J. Solid-State Circuits, vol.36, no.10, pp.1559–1564, Oct. 2001.
- [21] A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, "A design method and developments of a low-power and highresolution multiphase generation system," IEEE J. Solid-State Circuits, vol.43, no.4, pp.831–843, April 2008.
- [22] C. Huang and P.K.T. Mok, "A delay-line-based voltage-to-duty-cycle controller for high-frequency PWM switching converters," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.62, no.8, pp.751–755, Aug. 2015.



since 2008.



Ming-Dou Ker received the Ph.D. degree from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1993. Currently, he is the Distinguished Professor with the Department of Electronics Engineering, NCTU, and also the Director of Biomedical Electronics Translational Research Center, NCTU. His current research interests include reliability and quality design for nanoelectronics and gigascale systems, circuits, and circuits and systems for biomedical applications. Prof. Ker had been a Fellow of the IEEE,

Hsiao-Wan Zan received the B.S. degree in electrical engineering from the National Taiwan University, Taipei, Taiwan, R.O.C., in 1997 and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 1999 and 2003, respectively. She then joined as an Professor with the Department of Photonics, National Chiao Tung University, where she is currently with the Display Institute. Her current research interests include Si-based thin-film transistor devices and circuits,

organic polymer thin-film devices, bio/chemical sensors, and silicon thin-film solar cells.



Jen-Chieh Liu received the the Ph.D. degree from the department of electrical engineering, National Central University, Taiwan, in 2012. He was with Industrial Technology Research Institute (ITRI), Taiwan from 2010 to 2014. Currently, He has been working at the Department of Electrical Engineering, National United University, Taiwan since 2014. His research interests include bio-circuit systems, low power and high speed for clocking system, embedded system. Mr. Liu is received the Best Paper Award at the

18th VLSI Design/CAD Symposium in Hualien, Taiwan in 2006. He has authored and coauthored over 40 research papers.



**Ting-Chou Lu** received the B.S. degree from the National Chung-Cheng University, Chiayi, Taiwan, R.O.C., in 2005 and the M.S. degree in the National Chiao Tung University, Hsinchu, Taiwan, in 2008, where he is currently working toward the Ph.D. degree in the Nanoelectronics and Gigascale Systems Laboratory. His main research is design of analog circuits. He is also with the Information and Communications Research Laboratories (ICL), Industrial Technology Research Institute of Taiwan, R.O.C.



Yu Lee received the B.S. degree in electronic engineering from Lunghwa University of Science and Technology (LHU), Taoyuan, Taiwan, in 2003 and the M.S. degree in electrical engineering from the National Chung Hsing University, Taichung, Taiwan, in 2005. He joined the Information and Communications Research Laboratories (ICL), Industrial Technology Research Institute (ITRI), in 2005, where he has been a Deputy Manager since 2012.