

積體電路之靜電放電防護設計

ESD Protection Design in CMOS Integrated Circuits

柯明道教授 / 彭政傑* / 莊哲豪* / 李健銘*

交通大學電子研究所 奈米電子與晶片系統實驗室
Nanoelectronics and Gigascale Systems Laboratory
Institute of Electronics
National Chiao-Tung University, Hsinchu, Taiwan
mdker@ieee.org

* 晶焱科技公司
Amazing Microelectronic Corp., Hsinchu, Taiwan.

June 2010

1

Ker'10

Outlines

1. Introduction to ESD (Electrostatic Discharge) (柯明道講師)
2. Industrial Standards on ESD Events and Testing (柯明道講師)
3. Design Concepts of On-Chip ESD Protection (柯明道講師)
4. Process Issues on ESD Robustness of CMOS IC (彭政傑講師)
5. Circuit Issues on ESD Robustness of CMOS IC (彭政傑講師)
6. Whole-Chip ESD Protection Scheme (彭政傑講師)
7. ESD Protection in High-Voltage CMOS IC (莊哲豪講師)
8. CDM ESD Protection (莊哲豪講師)
9. Case Study of Recent ESD Papers (莊哲豪講師)
10. ESD Protection Design for RF Circuits (李健銘講師)
11. System Level ESD Issues (李健銘講師)
12. Latch-up Prevention in CMOS ICs (柯明道講師)

上課日期：

6/22 (二): 柯明道 Ch.1 ~ Ch. 3 6/24 (四): 彭政傑 Ch.4 ~ Ch. 6
6/29 (二): 柯明道 Ch.12(Latchup) 7/1 (四): 莊哲豪 Ch. 7 ~ Ch. 9
7/6 (二): 李健銘 Ch.10 ~ Ch. 11

2

Ker'10