RELIABILITY CENTER FOR ELECTRONIC COMPONENTS OF JAPAN

Sin-Daiichi Building, 3-4-13, Nihonbashi, Chuo-ku, Tokyo 103-0027 Japan TEL: +81 3 3272 2736 FAX: +81 3 3272 2926 E-mail: shiono@rcj.or.jp

3 June, 2010

Dear Professor M. D. Ker,

The RCJ EOS/ESD/EMC Symposium program committee is very pleased to invite you as a keynote speaker to the RCJ EOS/ESD/EMC Symposium 2010.

20th 2010 RCJ EOS/ESD/EMC Symposium will be held in 21 - 22 October 2010 at Otaku Sangyo Plaza (Tokyo) that is the same place of last year's symposium. Your paper will be scheduled to present on the afternoon of 21 October 2010.

RCJ EOS/ESD/EMC Symposium has close contact with ESD Association and Europe ESD community, and many people form USA and Europe has been attended. We are pleased to invite you our Symposium, and hope to expand cooperation between Asian ESD communities.

Your paper will be presented in English, but we regretfully inform you that in other sessions, papers will be presented in Japanese and the symposium proceedings are also written in Japanese.

We would also like to ask you that travel expense and accommodation cost should be paid in your own expense except registration fee.

Best Regards,

Noboru Shiono (Secretary of RCJ Reliability Symposium)

Invited Talk in 20th RCJ EOS/ESD/EMC Symposium

On-Chip Solution in CMOS Integrated Circuits for SystemLevel ESD Protection

Prof. Ming-Dou Ker (柯明道教授), IEEE FELLOW

- (1) Dept. of Electronics Engineering / Institute of Electronics, National Chiao-Tung University (交通大學), Hsinchu, Taiwan.
- (2) Dept. of Electronic Engineering, I-Shou University (義守大學), Kaohsiung, Taiwan. E-mail: *mdker@ieee.org*

Oct. 21, 2010

Ker'10

Outline

- Component-Level ESD vs. System-Level ESD
- Some Examples of System-Level ESD Protection in CMOS Chips
- On-Chip Transient-to-Digital Converter
- Summary

2

Ker'10