# 積體電路可靠度設計與 測試關鍵技術研討會



内容 主講者 08:55~09:00 **Opening Remarks** 會務報告 理事長 王朝欽 09:00~09:15 理事長王朝欽、 09:15~09:20 第一屆最佳博碩士論文獎頒發 秘書長 葉家宏 最佳碩士論文獎 黃琮蔚 09:20~09:25 09:25~09:30 最佳碩士論文獎 黃淑芬 最佳博士論文獎 09:30~09:35 范耀中 最佳博士論文獎 林秉勳 09:35~09:40 08:55~09:00 理事長 王朝欽 **Opening Remarks** 09:40~10:00 Coffee Break CMOS Threshold Voltage Detector and 王朝欽 教授 10:00~10:30 Wide Range Output Buffer with PVT 中山大學 Compensation 吳建銘 教授 High Dynamic Range Receiver Front-End 10:30~11:00 for WiMAX Applications 高雄師範大學 3D Clock Tree and Test Challenges 王行健 教授 11:00~11:30 The abstract and presentation is attached 中興大學 in this file. Design of ultra-low-leakage power-rail ESD 柯明道 教授 11:30~12:00 clamp circuits in nanoscale CMOS 交通大學 technology

### Prof. Ker's Talk

### in 積體電路可靠度設計與測試關鍵技術研討會 (2011年)

\_\_\_\_\_

#### 1. Title of Talk:

# Design of Ultra-Low-Leakage Power-Rail ESD Clamp Circuits in Nanoscale CMOS Technology

Speaker: Prof. Morris (Ming-Dou) Ker, IEEE FELLOW

Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan.

e-mail: mdker@ieee.org

#### 2. Abstract:

To verify the reliability and quality of IC products to ESD robustness for safe applications, there are already some industry ESD standards developed, such as Human Body Model (HBM) and Charged Device Model (CDM), to verify the ESD robustness of IC products. Typically, for safe production of ICs, the ESD robustness for commercial IC products has been requested to sustain the ESD levels of ±2kV in the HBM ESD test and ±1kV in the CDM ESD test. Besides, in the IEC 6100-4-2 standard, the electronic products are zapped by the ESD gun with ESD voltage of up to 15kV in the air-discharge mode. How to design the on-chip ESD protection circuits to effectively protect the integrated circuits realized by the nanoscale CMOS devices is a quite difficult challenge in IC industry. The on-chip ESD protection circuit must be included in the beginning phase of chip design. On-chip ESD protection design is not only the process issue but also highly dependent to the circuit design issue.

In this talk, we focus on the design methods to reduce the leakage current in the active power-rail ESD clamp circuit. The gate tunneling effect impacts drastically in the leakage current of the traditional power-rail ESD clamp circuit realized with the RC-based ESD detection circuit in the nanoscale CMOS technology. The leakage current of the traditional power-rail ESD clamp circuit could be scaled up to several hundred microamperes, as reported in some articles that were verified in 65-nm CMOS technology. Circuit design techniques can successfully reduce the leakage current of the power-rail ESD clamp circuit to the nanoamperes (nA) order, without significant area overhead, and also without decreasing ESD robustness. The methods to reduce the leakage current among the power-rail ESD clamp circuits are reviewed in this talk, which include (1) using the thick gate oxide (dual gate-oxide process), (2) using the high-k / metal gate, (3) using the parasitic capacitance (between metal layers), (4) reducing the voltage drop across the MOS capacitor, (5) reducing the gate area of the MOS capacitor, (6) capacitor-less design, (7) using SCR (no gate structure) as main ESD clamp device.

### **Speaker Biography**



Morris (Ming-Dou) Ker received the Ph.D. degree from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, in 1993. He ever worked as the Department Manager with the VLSI Design Division, Computer and Communication Research Laboratories, Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan. Since 2004, he has been a Full Professor with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan. During

2008 ~ 2011, he was rotated to be Chair Professor and Vice President of I-Shou University, Kaohsiung, Taiwan. Now, he has been the Distinguished Professor in the Department of Electronics Engineering, National Chiao-Tung University, Taiwan. He ever served as the Executive Director of National Science and Technology Program on System-on-Chip (NSoC) in Taiwan during 2010 ~ 2011; and currently as the Executive Director of National Science and Technology Program on Nano Technology (NPNT) in Taiwan (2011 ~ 2014). In the technical field of reliability and quality design for microelectronic circuits and systems, he has published over 400 technical papers in international journals and conferences. He has proposed many solutions to improve the reliability and quality of integrated circuits, which have been granted with 186 U.S. patents and 159 Taiwan patents. He had been invited to teach and/or to consult the reliability and quality design for integrated circuits by hundreds of design houses and semiconductor companies in the worldwide IC industry. His current research interests include reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage I/O interface circuits, on-glass circuits for system-on-panel applications, and biomimetic circuits and systems for intelligent prosthesis.

Prof. Ker has served as a member of the Technical Program Committee and the Session Chair of numerous international conferences for many years. He ever served as the Associate Editor for the *IEEE Transactions on VLSI Systems*, 2006-2007. He was selected as the *Distinguished Lecturer* in the IEEE Circuits and Systems Society (2006–2007) and in the IEEE Electron Devices Society (2008–present). He was the President of Foundation in Taiwan ESD Association. In 2008, he has been an *IEEE Fellow* "for his contributions to the electrostatic protection in integrated circuits and the performance optimization of VLSI Microsystems". In 2009, he was awarded as one of the top ten Distinguished Inventors in Taiwan.

積體電路可靠度設計與測試關鍵技術研討會 (2011年)

# Design of Ultra-Low-Leakage Power-Rail ESD Clamp Circuits in Nanoscale CMOS Technology

## Ming-Dou Ker (柯明道教授)1,2

- <sup>1</sup> Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan. (交通大學 電子研究所 特聘教授)
- <sup>2</sup> Dept. of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan.
  (義守大學 電子工程學系 講座教授)

Oct. 12, 2011

M.-D. Ker

1

## **Outline**

- 1. Gate Leakage in Nanoscale CMOS Technology
- 2. Impact of Gate Leakage on Power-Rail ESD Clamp Circuit
- 3. Design of Power-Rail ESD Clamp Circuits with Consideration of Gate Leakage
- 4. Conclusions

M.-D. Ker