

積體電路晶片之靜電放電防護設計

On-Chip ESD Protection Design for CMOS Integrated Circuits

柯明道教授 (Prof. Ming-Dou Ker), *IEEE FELLOW*

交通大學電子研究所 奈米電子與晶片系統實驗室
Nanoelectronics and Gigascale Systems Laboratory
Institute of Electronics
National Chiao-Tung University, Hsinchu, Taiwan
mdker@ieee.org

1

Sept. 2013

Ker'13

Outlines

1. Introduction to ESD (Electrostatic Discharge).
2. Industrial Standards on ESD Events and Testing.
3. On-Chip ESD Protection Design.
4. (Appendix) Environment ESD Control.

2

Ker'13