## 國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

100至200伏特SOI製程 高壓積體電路之靜電放電防護設計

# On-Chip ESD Protection Design for High-Voltage ICs in 100 ~ 200V SOI Process

研究生: 黃義傑 (Yi-Jie Huang)

指導教授: 柯明道教授 (Prof. Ming-Dou Ker)

中華民國一〇四年九月

## 100至200伏特SOI製程

### 高壓積體電路之靜電放電防護設計

# On-Chip ESD Protection Design for High-Voltage ICs in 100 ~ 200V SOI Process

研究生: 黃義傑 Student: Yi-Jie Huang

指導教授:柯明道教授 Advisor: Prof. Ming-Dou Ker

國立交通大學

電子工程學系 電子研究所

碩士論文

#### A Thesis

Submitted to Department of Electronics Engineering and Institute of Electronics College of Electrical and Computer Engineering

> National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master of Science

> > in

Electronics Engineering
September 2015
Hsinchu, Taiwan, Republic of China

中華民國一〇四年九月

## 100至200伏特SOI製程 高壓積體電路之靜電放電防護設計

學生: 黃 義 傑 指導教授: 柯 明 道 教授

#### 國立交通大學

電子工程學系二電子研究所碩士班



#### 摘要

現今智能電源技術已經發展並且電子產品中很多積體電路是在高壓(HV)製程中被製造。例如車用IC等,通常使用高壓製程,與低壓(LV)元件相比,高壓電晶體結構較為複雜,這是為了放大操作範圍和崩潰電壓,如此一來使得靜電放電(ESD)防護的設計更加困難和具有挑戰性。

在高壓的靜電放電防護設計中,常會使用橫向擴散電晶體 (lateral diffused MOS, LDMOS),這是常見的高壓電晶體,且與低壓電晶體相比,在同樣的布局大小下,通常高壓靜電防護元件的靜電耐受度表現較差,所以使用高壓防護元件,通常都會放大元件大小以達到要求的靜電耐受度,並且要特別注意均勻導通性。

高壓應用之靜電防護元件提出利用低壓 P 型場氧化層元件 (LVPFOD) 堆疊的構造在 0.5 微米高壓絕緣層覆矽 (silicon on insulator, SOI) 製程實現。在面積與靜電防護耐受度的考量下,低壓的靜電防護元件,在單位面積下,有比較好的靜電防護耐受度,使用堆疊方法使整體的導通電壓 (trigger voltage) 與持有電壓 (holding voltage) 往上疊加,使它滿足高壓積體電路的需求,所以堆疊可以是最佳的方法之一。在高壓靜電放電防護設計中,持有電壓是一個重要的考量,當在靜電防護元件的持有電壓低於供給的電壓時,在應用上有可能會發生閂鎖效應 (latchup)。實驗並驗證不同堆疊個數的低壓 P 型場氧化層元件在高壓應用下可以達到較高的靜電防護耐受度,並且達到閂鎖效應免疫。

在此篇論文中,探討了堆疊的靜電防護元件電阻值大小對人體模型和機器模型電流波形的影響效應,這解釋了堆疊的靜電防護元件電阻對峰值電流和波形震盪的影響非常明顯,特別是在機器模型的測試中。因為機器模型中的負載電阻主要受到堆疊的元件影響,但是人體模型則是受到1.5千歐姆的負載電阻影響,所以機器模型量測到的靜電防護耐受度隨著堆疊的低壓 P 型場氧化層元件個數增加而增加,而人體模型的靜電防護耐受度則不會隨著堆疊個數而改變,量測到相同的靜電防護耐受度。

# On-Chip ESD Protection Design for High-Voltage ICs in 100 ~ 200V SOI Process

Student: Yi-Jie Huang Advisor: Prof. Ming-Dou Ker

## Department of Electronics Engineering &Institute of Electronics National Chiao-Tung University



Nowadays, the smart power technology has been developed and many integrated circuits (ICs) of electrical products fabricated in a high-voltage (HV) process. Automotive ICs, power management ICs, and driver ICs for various display panels are commonly fabricated in a HV process. HV transistors are fabricated with complicated structure for enlarging the operating range and breakdown voltage, and that makes electrostatic discharge (ESD) protection design more difficult and challenging compared with the low-voltage (LV) devices.

In ESD protection design for HV applications, it is common to use lateral diffused MOS (LDMOS) as an ESD protection device. LDMOS is a general HV transistor in a HV process, and its ESD robustness is worse than a LV device's. Enlarging LDMOS's total width can

increase ESD robustness, but it should be aware of uniformity for ESD protection.

In this thesis, ESD protection with LV p-type field-oxide devices (LVPFOD) in stacked configuration is proposed for HV applications in a 0.5-µm HV SOI process. For area and ESD robustness concerns, LV devices are proved with good ESD robustness per area. Stacking increases trigger voltage and holding voltage so that the devices meet the conditions. Therefore, stacking can be one of the best ways for ESD protection in HV applications. In ESD protection design for HV applications, holding voltage of a device is an important factor. When holding voltage of a device is lower than supply voltage, it is possible that latchup occurs in applications. Stacked LVPFOD with different stacking numbers have been verified in silicon chip to exhibit both of high ESD robustness and latchup-free immunity for HV applications.

In this thesis, the effect of the stacked ESD protection device's resistance on Human Body Model (HBM) and Machine Model (MM) current waveform is studied. It is shown that the stacked device's resistance can have a significant impact on the peak current and damping waveform, especially for MM ESD test. Because the load resistance of MM is dominated by stacked device and the HBM is dominated by 1.5 k $\Omega$ , the MM ESD level increases by the numbers of stacked LVPFOD, and all the HBM ESD level are the same.

## Acknowledgments

首先最重要感謝柯明道老師,讓我有機會跟著老師學習,老師是屬於嚴格有效率的教導,利用引導的方式讓我們自己去找出答案,並且可以牢記在心中,老師能很快掌握現今發展重點,想出如何做出有用的與業界有幫助的IC。在碩士班的這兩年裡,老師一直在教導我們如何做研究,不論 Meeting 要到多晚,老師都會不厭其煩的教導我們,進而併發出更多想法,真的非常感謝老師的指導。每次與老師討論的過程中,老師每次都能很快的指出問題所在,並且討論出可能的解答,告訴我們研究的下一步該如何進行,可以達到預期的答案,最後要再次感謝老師的教導!

再來就是感謝我的家人,我的父母親和弟弟,對我無怨無悔的付出,無條件且無限制的支持我的學習,就算是在退伍之後還是支持我攻讀碩士學位,相信我能繼續讀書,未來我會繼續努力,不會辜負你們的期望,感謝我的女朋友怡蒨,在我讀碩士的這段期間陪伴著我,鼓勵我認真學習,也幫助我碩士論文的撰寫,在假日陪伴我四處遊玩放鬆心情,還有我的朋友們,因為先讀完碩士的朋友們給我許多寶貴的經驗,讓我對研究所的生活不會陌生,在課業上以學長的身分給我很大的幫助。

研究群夥伴們,也給我很大的幫助,互相討論研究,從大家身上學到很多有用的知識。感謝林群祐學長、邱伯硯學長、蔡惠雯學姊、艾飛學長、戴嘉岑學長、陳界廷學長、羅志聰學長、Karuna學長、王靖雯學姊、湯凱能學長、曾建豪學長、范美蓮學姊、張品歆學姊和陳冠宇學長。感謝子毅、莞學、睿閎和顯峰,能跟你們成為同學真的很幸運,感謝你們在研究上的幫忙,讓我獲益良多,還有這兩年碩士的生活中,互相扶持,互相努力,還有學弟妹們,柏翰、易翰、鼎洋、力瑾和道一,能一起互相教學相長!感謝實驗室的夥伴,因為有你們,我才可以完成我的研究。

還有交大電子的同學們,能跟你們一起討論課業,大家互相討論學習,修課能順利 通過,研究能順利進行,還能在碩二這年一起參加端午節划龍舟比賽,會是一輩子難忘 的回憶,感謝大家。 最後要特別感謝「世界先進積體電路股份有限公司」,在我去公司工讀合作的時候,感謝元件工程處的大家,以及給我很多幫助的同仁們,謝謝你們的幫助!讓我能成功下線驗證,並且完成量測。另外也要特別感謝「晶焱科技股份有限公司」,在我去公司工讀的時候,感謝部門裡的主管和同事們,讓我能提早學習到靜電放電防護的量測,讓我之後的晶片量測更有效率。

在學習的路程上遇到的所有貴人,或許只有一面之緣,但是能從中讓我學習成長, 這些都是難能可貴的經驗,十分的感謝你們!

> 黄義傑 104年9月於竹塹交大



## **Contents**

摘要		i
Abstract		iii
Acknowledgme	ents	v
Contents		vii
List of Tables		ix
List of Figures		X
Chapter 1	Introduction	1
1.1	Motivation	1
1.2	Typical ESD Protection Design Scheme in High-Voltage In	tegrated
	Circuits ESA	2
1.3	Latchup Issue in High-Voltage ESD Protection	4
1.4	HBM and MM Measurement Methods	6
1.5	Thesis Organization	9
Chapter 2	Prior Arts and Stacked Low-Voltage Devices	10
2.1	Prior Arts	10
2.2	Typical HV SOI Devices	10
2.3	Low-Voltage Device Structures	13
2.4	Low-Voltage Device Characteristics	17
2.4.1	Metal Routing	17
2.4.2	Low-Voltage Devices	18
2.5	Summary	24
Chapter 3	Stacked Low-Voltage and High-Voltage Devices	26
3.1	High-Voltage Device Structures	26

3.2	Low-Voltage and High-Voltage Device Characteristics	27
3.2.1	Low-Voltage Devices	27
3.2.2	High-Voltage Devices	29
3.2.3	Stacked Configurations	31
3.3	Stacked Device Characteristics	33
3.3.1	For 120 V Application	33
3.3.2	For 150 V Application	35
3.3.3	For 200 V Application	37
3.4	Failure Analysis	39
3.5	Summary	41
Chapter 4	HBM and MM ESD Effect of Stacked Devices	42
4.1	Stacked Low-Voltage Device Characteristics	42
4.2	Current Waveform Measurement	
4.2.1	Measurement setup	45
4.2.2	Measurement Results	47
4.3	Damping Effect	51
4.4	Summary	55
Chapter 5	Conclusions and Future Work	56
5.1	Conclusions	56
5.2	Future Work	57
Reference		58
Vita		60
<b>Publication List</b>	t	61

## **List of Tables**

TABLE 1.1	HBM and MM Waveform Specification [13], [14]
TABLE 2.1	Summary of HV nLDMOS in a 0.5-µm SOI Process
TABLE 2.2	Summary of Stacked LVNMOS TLP ESD Robustness with Different Stacking
	Numbers19
TABLE 2.3	Summary of Stacked LVPMOS TLP ESD Robustness with Different Stacking
	Numbers
TABLE 2.4	Summary of Stacked LVPFOD TLP ESD Robustness with Different Stacking
	Numbers
TABLE 2.5	Comparison of HV ESD Protection Solutions among the Prior Arts in SOI
	Process. 25
TABLE 3.1	Summary of LVPFOD TLP ESD Robustness with Different Width28
TABLE 3.2	Summary of 60 V and 80 V HV-Diode TLP ESD Robustness with Different
	Width.
TABLE 3.3	Summary of Stacked Configuration TLP ESD Robustness
TABLE 3.4	Summary of Stacked Devices TLP ESD Robustness for 120 V Application34
TABLE 3.5	Summary of Stacked Devices TLP ESD Robustness for 150 V Application36
TABLE 3.6	Summary of Stacked Devices TLP ESD Robustness for 200 V Application38
TABLE 4.1	Summary of Stacked LVPFOD TLP ESD Robustness with Different Stacking
	Numbers
TABLE 4.2	Summary of HBM and MM Waveform with Different Stacking Numbers 50

## **List of Figures**

Fig. 1.1	A typical whole-chip ESD protection scheme.	3
Fig. 1.2	I-V characteristic of ESD protection device to meet ESD protection window [2]	].4
Fig. 1.3	(a) Two terminals and four layers P-N-P-N, and (b) Equivalent circuit of SCR	5
Fig. 1.4	TLP I-V characteristic of SCR	6
Fig. 1.5	Typical equivalent HBM ESD circuit [13]	7
Fig. 1.6	Current waveform of definition of the HBM pulse decay time (td) through a sho	ort
	wire [13]	8
Fig. 1.7	Typical equivalent MM ESD circuit [14].	8
Fig. 1.8	Current waveform of a 400 V MM ESD stress discharging through a short wire	:
	[14]ES.A.	9
Fig. 2.1	Device (a) cross-sectional view, and (b) layout top view of HV nLDMOS in a	
	0.5-μm SOI process.	11
Fig. 2.2	TLP I-V characteristic of HV nLDMOSs in a 0.5-μm SOI process	12
Fig. 2.3	Device cross-sectional view of (a) LVNMOS unit, (b) LVPMOS unit, and (c)	
	LVPFOD unit, in a 0.5-µm SOI process.	14
Fig. 2.4	Device cross-sectional view of stacked (a) LVNMOS, (b) LVPMOS, and (c)	
	LVPFOD, in a 0.5-µm SOI process.	15
Fig. 2.5	A top view of stacked low-voltage device structure	16
Fig. 2.6	Metal routing (a) in line configuration, and (b) in folded configuration [19]	17
Fig. 2.7	Stacked LVNMOS TLP I-V curve characteristic.	18
Fig. 2.8	Stacked LVPMOS TLP I-V curve characteristic.	20
Fig. 2.9	Stacked LVPFOD TLP I-V curve characteristic	22
Fig. 2.10	DC measurement of LV ESD protection devices.	24

Fig. 3.1	Device (a) cross-sectional view, and (b) layout top view of HV-Diode in a 0.5-µ	ım
	SOI process.	.27
Fig. 3.2	LVPFOD TLP I-V curve characteristic with different width.	.28
Fig. 3.3	60 V HV-Diode TLP I-V curve characteristic with different width.	.29
Fig. 3.4	80 V HV-Diode TLP I-V curve characteristic with different width	.30
Fig. 3.5	Top views of (a) stacked LV-HV, and (b) stacked HV-LV configuration	.31
Fig. 3.6	Stacked configuration TLP I-V curve characteristic.	.32
Fig. 3.7	For 120 V application TLP I-V curve characteristic	.33
Fig. 3.8	For 150 V application TLP I-V curve characteristic	.35
Fig. 3.9	For 200 V application TLP I-V curve characteristic	.37
Fig. 3.10	OBRICH image of (a) 20-LVPFOD stacked, and (b) 21-LVPFOD stacked	.39
Fig. 3.11	The OBRICH image of (a) two 80 V HV-Diode, (b) ten LVPFOD and one 80 V	7
	HV-Diode, and (c) four LVPFOD and two 60 V HV-Diode	40
Fig. 4.1	MM ESD test level with different stacking numbers.	.42
Fig. 4.2	TLP-measured I-V characteristic of the stacked LVPFOD with different stacking	ıg
	numbers of 1, 12, 15, 16, 20 ,and 21, verified in a 0.5-μm SOI process	.43
Fig. 4.3	TLP trigger voltage and holding voltage with different stacking numbers	.44
Fig. 4.4	TLP second breakdown current and on-state resistance with different stacking	
	numbers.	.44
Fig. 4.5	Typical equivalent HBM ESD circuit [13]	46
Fig. 4.6	Typical equivalent MM ESD circuit [14]	46
Fig. 4.7	Measurement setup for the HBM and MM ESD current waveform	.47
Fig. 4.8	Measured HBM@8kV current waveforms with different stacking numbers of 1,	12,
	15, and 20	.48
Fig. 4.9	Measured MM@300V current waveforms with different stacking numbers of 1,	12,
	15 and 20	48

Fig. 4.10	HBM@8kV and MM@300V peak current with different stacking numbers49
Fig. 4.11	Rise time and first pulse width of MM@300V with different stacking numbers.50
Fig. 4.12	RLC series circuit
Fig. 4.13	Three different current waveforms
Fig. 4.14	RLC series circuit of MM



## **Chapter 1**

#### Introduction

#### 1.1 Motivation

The smart power technology has been developed and many integrated circuits (ICs) of electrical products are fabricated in a high-voltage (HV) process. More and more HV applications are flourished in commercial ICs such as automotive ICs, power management ICs, and driver ICs, which were often realized with the Laterally-Diffused-MOS (LDMOS) devices [1], [2]. With development of high-voltage technology, electrostatic discharge (ESD) protection in HV ICs products should be provided for the need. However, ESD protection device in HV applications still faces some problems.

The HV ICs implemented in the SOI process have got more advantages to manage HV blocks, to reduce parasitic bipolar effect and increase circuit speed. To get sufficient ESD robustness for the HV ICs, the HV devices at the I/O pins were often drawn with a large device dimension to meet the ESD specifications. High-voltage pins of ICs should have special ESD protection devices for their high operation voltage. Modifying typical HV MOSFETs is a choice for ESD protection. However, high-voltage devices such as LDMOS are usually inherent weak at ESD robustness because of non-uniform turn-on phenomenon [3]. It will take times to improve ESD robustness of high-voltage devices and make optimization by lots of splits.

In the literatures [4]-[11], ESD protection in SOI process was reported with MOS and silicon controlled rectifier (SCR) combining together into the same device structure, which allowed SCR being triggered on to reach a high ESD robustness. However, the holding voltage (V<sub>h</sub>) of SCR was much lower than the circuit operation voltage level, that it would cause serious latchup-like failure issue in the HV applications. Comparing to HV devices, the

LV devices were relatively good at ESD robustness, and the stacked configuration is a way to achieve a high  $V_h$  [12].

In this thesis, the stacked low-voltage p-type field-oxide devices (LVPFOD) with different stacking numbers for HV applications were investigated in a 0.5-µm SOI process. In a 0.5-µm SOI process, the operation voltages focus on 120 V, 150 V and 200 V. Different HV ESD protection devices were also accomplished as reference. Experimental results measured by DC I-V curve tracer, transmission-line-pulsing (TLP) system, and ESD tester have confirmed that the proposed solution can achieve both of high ESD robustness and latchup-free immunity for HV applications.

To examine Human Body Model (HBM) and Machine Model (MM) effect on stacked ESD protection device, methods with peak current (Ipeak) test had been defined in JEDEC standards [13]-[15]. It is suggested that ICs should require 2 kV in HBM and 200 V in MM. TABLE 1.1 is the characterization of the peak current for short circuit HBM and MM ESD test specified in the up-to-date JEDEC standards. In the literature [16], the effect of the sensor resistance on HBM and MM ESD current waveform is studied. The MM ESD level increases by the device resistance with different stacking numbers. By measuring the peak current of current waveform knows that the resistance trend with different stacking numbers. In this work, it shown that the device resistance can have a significant impact on the peak current, especially for MM ESD test.

## 1.2 Typical ESD Protection Design Scheme in High-Voltage Integrated Circuits

The locations of the ESD protection circuits to achieve whole-chip ESD protection for CMOS ICs is shown in Fig. 1.1. Each I/O pin should have ESD protection devices to construct two paths to power line and ground line, and the power rail clamp should provide an ESD path from Vcc to ground. The whole-chip ESD protection can protect ESD event, when

ESD happen at fabrication, transportation, package and assembly processes. If no protection devices in ICs, ICs may burn out and losing their functionality. ESD plays an important role in the reliability issue on the semiconductor industry.




Fig. 1.1 A typical whole-chip ESD protection scheme.

TLP is common system in ESD protection study because the system provides more details about the I-V characteristic of the device. In Fig. 1.2 [2], there is an I-V curve measured by TLP systems. And it shows ESD protection design window of ESD protection device. Trigger voltage represents the triggering of parasitic BJT, which is needed below the gate oxide breakdown voltage of internal circuit. The holding voltage is the lowest voltage after parasitic device triggering, which should higher than the supply voltage. Second breakdown current ( $I_{12}$ ) is the maximum current handling ability of the device. The device will be failure after  $I_{12}$  point. The TLP result is corresponding to HBM ESD level in low-voltage application, but it has no connection in high-voltage application.




Fig. 1.2 I-V characteristic of ESD protection device to meet ESD protection window [2].

#### 1.3 Latchup Issue in High-Voltage ESD Protection

The latchup issue [17], [18] is one of the most critical issues in high-voltage ESD protection. Latchup issue is more serious than in low-voltage operation. Ideal ESD protection devices should have low trigger voltage, high holding voltage for latchup immunity. In HV process, the nLDMOS has much lower holding voltage than the supply voltage, not to mention the embedded SCR structure. One condition for latchup occurred is that the holding voltage below the supply voltage. Another condition is that the power supply current should be large enough to support the holding condition. Therefore, the solution to improve latchup immunity is to increase the holding voltage. Also reducing the supply current is the one way, but sometimes lower supply current would reduce the performance.

As shown in Fig. 1.3(a) and 1.3(b), the parasitic circuit includes two BJTs (one is NPN, the other is PNP) and two resistances (one is Rwell, and other is Rsub). The SCR is two terminals and four layers P-N-P-N (P+/Nsub/Pwell/N+) structure. When a positive voltage applied on the anode of SCR is larger than the breakdown voltage and the cathode is relatively grounded. The TLP I-V characteristic of SCR is shown in Fig. 1.4. The positive feedback generated by the large enough substrate or well current of SCR structure. If the voltage drop across the resistance is larger than 0.7-V, the parasitic BJT will be turn on and initiates the SCR into latchup state. When latchup happens, the current will conduct through a low impedance path from the power supply to ground. The current is not limited, irreversible damage will happen by the high power. In order to avoid the latchup effect, silicon on insulator (SOI) is one of the methods to overcome latchup, which was fully isolated to each other by the deep trench isolation (DTI) and buried oxide.




Fig. 1.3 (a) Two terminals and four layers P-N-P-N, and (b) Equivalent circuit of SCR.




Fig. 1.4 TLP I-V characteristic of SCR.

#### 1.4 HBM and MM Measurement Methods

Human Body Model (HBM) and Machine Model (MM) are two different conditions and sources of ESD. ESD robustness can be tested in several ways, there are HBM and MM ESD test standards [13], [14]. As shown in TABLE 1.1, the HBM and MM wave form specification are defined, which was used the shorting wire in ESD test standards. The tester must meet the requirements of TABLE 1.1. The waveform specifications listed in this table remain valid and shall be examined for compliance in tester qualification, calibration and waveform verification.

TABLE 1.1
HBM and MM Waveform Specification [13], [14].

HBM Voltage Level (V)	Ipeak for Short (A)
250	0.15 - 0.19
500	0.30 - 0.37
1000	0.60 - 0.74
2000	1.20 – 1.48
4000	2.40 – 2.96
8000(optional)	4.80 - 5.86
MM Voltage Level (V)	Ipeak for Short (A)
100	1.5 - 2.0
200	2.8 - 3.8
400	5.8 – 8.0

HBM is one of common ESD events. The HBM ESD event arises from the connection of a charged human body and an IC product. The typical equivalent HBM ESD circuit is shown in Fig. 1.4. In typical equivalent HBM ESD circuit, a 1.5 k $\Omega$  resistor and a 100 pF capacitor are placed to represent the parasitic resistor and capacitor of a human body. It is generally required 2 kV in HBM. As shown in Fig. 1.5, current waveform of HBM ESD stress discharging through a short wire. It defines the HBM pulse decay time (td).




Fig. 1.5 Typical equivalent HBM ESD circuit [13].




Fig. 1.6 Current waveform of definition of the HBM pulse decay time (td) through a short wire [13].

MM is another of common ESD events. MM ESD event arises from the connection of a machine and an IC product. The typical equivalent MM ESD circuit is shown in Fig. 1.6. There is no equivalent resistor on the discharging path. It is generally required 200 V in MM. As shown in Fig. 1.7, current waveform of a 400 V MM ESD stress discharging through a short wire.




Fig. 1.7 Typical equivalent MM ESD circuit [14].




Fig. 1.8 Current waveform of a 400 V MM ESD stress discharging through a short wire [14].

#### 185

#### 1.5 Thesis Organization

This thesis focuses on stacked devices in a SOI process for high voltage ESD protection with latchup-free immunity. Also focuses on Human Body Model and Machine Model effect on stacked ESD protection devices.

In chapter 1, it introduces research motivation, measurement methods, a typical protection scheme and the thesis organization. It describes prior arts, and studies stacked low-voltage device characteristics in chapter 2. Chapter 3 shows stacked low-voltage and high-voltage device characteristics. In chapter 4, an experiment is investigated of Human Body Model and Machine Model effect on stacked ESD protection devices for high-voltage application. In the last chapter, the conclusions and some suggestions for future work have been discussed.

## Chapter 2

### **Prior Arts and Stacked Low-Voltage Devices**

#### 2.1 Prior Arts

There are many ESD solutions for HV ESD protection in SOI process [4]-[11]. ESD protection in SOI process was reported with MOS and SCR combining together into the same device structure, which allowed SCR being triggered on to reach a high ESD robustness. However, the holding voltage (V<sub>h</sub>) of SCR was much lower than the circuit operation voltage level, that it would cause serious latchup-like failure issue in the HV applications. High-voltage pins are sensitive to latchup issue. Modified n-channel LDMOS or HV silicon-controlled-rectifier (HVSCR) suffer this latent latchup problem due to their low holding voltage. The typical I-V characteristic of ESD protection device is shown in Fig. 1.2. ESD protection devices can be totally latchup-free by increasing holding voltage over supply voltage. The snapback behavior of the SCR embedded with HV nLDMOS together is still not fulfilled ESD design window for HV applications. Comparing to HV devices, the LV devices were relatively good at ESD robustness, and the stacked configuration is a way to achieve a high V<sub>h</sub> [12]. The end of this chapter will compare with HV ESD protection solutions among the prior arts and proposed 12-LVPFOD stacked in SOI process. The silicon data shows that stacked LVPFOD applied for 120V application in SOI process can pass 4kV HBM level with reasonable layout area.

#### 2.2 Typical HV SOI Devices

The simplified device cross-sectional view and the corresponding layout top view of the HV nLDMOSs are shown in Fig. 2.1 (a) and 2.1 (b), respectively. In SOI process, HV device structures are made like racetrack type. For 120 V, 150 V, and 200 V applications, the

changing of different operation voltage HV devices is to adjust design rule in the same structure. The width is defined by the straight line among racetrack type structure. The device dimension of nLDMOS was drawn as  $2W=200~\mu m$  and  $L=2.78~\mu m$  in the testchip. They were fully isolated by the DTI and buried oxide. The typical devices of HV nLDMOS had been drown with minimum rule of the given SOI process.




Fig. 2.1 Device (a) cross-sectional view, and (b) layout top view of HV nLDMOS in a 0.5-μm SOI process.

The TLP-measured I-V characteristic of the 120 V, 150 V, and 200 V nLDMOSs are shown in Fig. 3. The drain breakdown voltage of the HV nLDMOSs are 147.0 V, 192.8 V, and

271 V, respectively. And the trigger voltage ( $V_{t1}$ ) are 155.3 V, 206.3 V, and 275.5 V, respectively. But, such a HV device got a very low ESD robustness (<500 V for 120 V, 1 kV for 150 V and 200 V, HBM), which was almost burned out immediately when entering into its snapback region. The HV nLDMOSs cannot provide self-protection, but also unable to protect the internal circuits or devices in the HV ICs.




Fig. 2.2 TLP I-V characteristic of HV nLDMOSs in a 0.5-µm SOI process.

The detailed characteristic of HV nLDMOSs are listed in TABLE 2.1. HV nLDMOS breakdown voltage will be the internal circuit breakdown voltage for ESD protection design. As a result, ESD protection window can be defined clearly. To design the ESD protection devices, which adjusting trigger and holding voltage into the middle part of ESD protection window. It can not only protect internal circuit effectively, but also solve the problem for latchup-free immunity design.

TABLE 2.1 Summary of HV nLDMOS in a 0.5-μm SOI Process.

HV nLDMOS	M (M)	V (V)	T (A)	BV (V)	HBM
operation voltage	$V_{t1}(V)$	$V_{h}(V)$	$I_{t2}(A)$	(I@1µA)	(kV)*
120 V	155.26	N.A.	N.A.	147.0	< 500
150 V	206.25	N.A.	N.A.	192.8	1
200 V	275.45	N.A.	N.A.	271.0	1

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

#### 2.3 Low-Voltage Device Structures

In this chapter, the proposed solution will use the LV device structures. The device cross-sectional view is signification of LV device unit, as shown in Fig. 2.3. There are three kinds of LV devices, which are studied in this section (LVNMOS, LVPMOS, and LVPFOD, respectively). They are typical structure in SOI process. The dimensions for LV device unit were drawn with  $W = 800 \ \mu m$  and  $S = 0.5 \ \mu m$  for LVNMOS,  $W = 800 \ \mu m$  and  $S = 0.5 \ \mu m$  for LVPFOD. They were fully isolated by the DTI and buried oxide. All LV typical devices had been drawn with minimum rules of the given SOI process, expect the channel width (W). The drain breakdown voltage of the LV device unit are 11.5 V, 10.5 V, and 11 V, respectively.

The device cross-sectional view is signification of stacked LV devices, as shown in Fig. 2.4. Every LV device was only connected through the metal layers to make the stacked configuration with different stacking numbers. They were fully isolated to each other by the DTI and buried oxide. So it is possible to estimate the stacking number of LV device easily for different circuit operation voltage.




Fig. 2.3 Device cross-sectional view of (a) LVNMOS unit, (b) LVPMOS unit, and (c) LVPFOD unit, in a 0.5- $\mu$ m SOI process.




Fig. 2.4 Device cross-sectional view of stacked (a) LVNMOS, (b) LVPMOS, and (c) LVPFOD, in a 0.5- $\mu$ m SOI process.

The device top view is signification of stacked LV devices, as shown in Fig. 2.5. Every LV device was only connected through the metal layers to make the stacked configuration with different stacking numbers. They were fully isolated to each other by the DTI and buried oxide. It is possible to estimate the stacked number of LV devices easily for different circuit operation voltage. It just shown the line configuration, and the shape of stacked is more flexible to fit into various layouts in folded configuration [19]. The different characteristic between two configurations is small. In this chapter, it is examined and compared in line configuration. But in next chapter, it would be in folded configuration.




Fig. 2.5 A top view of stacked low-voltage device structure.

#### 2.4 Low-Voltage Device Characteristics

#### 2.4.1 Metal Routing

As mentioned in the previous section, there are metal routing of two configuration [19] as shown in Fig. 2.6. Only two metal layers were used in these devices. The metal routing and finger are perpendicular to each other, which is distributed current uniformly. The U turn metal also notice the metal width, and make current flow the same metal width. Stacked devices performed almost the same in the line and folded configurations. The trigger voltage, holding voltage, and second breakdown current keep the same values.




Fig. 2.6 Metal routing (a) in line configuration, and (b) in folded configuration [19].

#### 2.4.2 Low-Voltage Devices

For LVNMOS, the device unit dimension was drawn as  $W=800~\mu m$  and  $L=0.5~\mu m$ . To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu A$  when the drain bias is 10 V for each unit. The TLP-measured I-V characteristic of the LVNMOSs are shown in Fig. 2.7. The drain breakdown voltage of the LVNMOS unit is 11.5 V, and the trigger voltage (V<sub>t1</sub>) is 12.30 V. LVNMOS can be stacked up for higher trigger voltage. But, such a LVNMOS got a very low ESD robustness, which was almost burned out immediately when entering into its snapback region. The most significant cause for bad ESD robustness is the multi-finger non-uniform turn-on issue.




Fig. 2.7 Stacked LVNMOS TLP I-V curve characteristic.

The detailed characteristic of stacked LVNMOSs with different stacking numbers are listed in TABLE 2.2. By adjusting the stacking numbers, the trigger voltage can linearly increase. But the bad ESD robustness as shown in the table, the proposed ESD protection solution cannot be further used for higher voltage applications and not getting latchup-free immunity. Stacked LVNMOSs were almost burned out immediately when entering into its snapback region. LVNMOS is not a useable solution for latchup-free immunity design.

TABLE 2.2 Summary of Stacked LVNMOS TLP ESD Robustness with Different Stacking Numbers.

Stacked Number of LVNMOS	$V_{t1}(V)$	$V_{h}\left( V\right)$	I <sub>t2</sub> (A)	BV (V) (I@1μA)	HBM (kV)*
1	12.30	3.63	0.26	11.5	0.5
2	25.26	9.45	0.28	22.5	< 0.5
3	37.44	N.A.	N.A.	34.0	0.5
4	48.91	N.A.	N.A.	45.5	< 0.5
5	60.10	N.A.	N.A.	56.5	<0.5
6	73.24	N.A.	N.A.	68.0	<0.5
7	83.22	N.A.	N.A.	79.0	< 0.5
8	97.63	N.A.	N.A.	90.5	<0.5
9	110.28	N.A.	N.A.	101.5	< 0.5
10	116.02	N.A.	N.A.	113.0	<0.5
11	128.93	N.A.	N.A.	124.5	< 0.5
12	136.31	N.A.	N.A.	135.5	<0.5

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

For LVPMOS, the device dimension was drawn as  $W=800~\mu m$  and  $L=0.5~\mu m$ . To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu A$  when the drain bias is 10 V for each unit. The TLP-measured I-V characteristic of the LVPMOSs are shown in Fig. 2.8. The drain breakdown voltage of the LVPMOS unit is 10.5 V, and the trigger voltage (V<sub>t1</sub>) is 10.41 V. LVPMOS can also be stacked up for higher trigger and holding voltage without losing I<sub>t2</sub>. Although the ESD robustness is high, the holding voltage lower than the target supply voltage 10 V. It is possible that latchup occurs in applications.




Fig. 2.8 Stacked LVPMOS TLP I-V curve characteristic.

The detailed characteristic of stacked LVPMOS with different stacking numbers are listed in TABLE 2.3. By adjusting the stacking numbers, all the parameters can linearly increase that proposed ESD protection solution can be further used for higher voltage applications. The LVPMOS has non-snapback phenomenon, which makes the curve to fit into the ESD protection window. But for the concern of latchup-free immunity, LVPMOS is not a choice for ESD protection. Or 13-LVPMOS stacked can be fit into the ESD protection window. LVPMOS has large leakage current when the applied voltage close to breakdown.

TABLE 2.3
Summary of Stacked LVPMOS TLP ESD Robustness with Different Stacking Numbers.

Stacked Number of LVPMOS	$V_{t1}(V)$	$V_{h}\left( V\right)$	$I_{t2}(A)$	BV (V) (I@1μA)	HBM (kV)*
1	10.41	9.55	2.57	10.5	5
2	20.33	19.01	2.54	20.5	5
3	31.22	28.56	2.58	31.0	5
4	42.29	38.23	2.53	41.5	5
5	52.05	47.68	2.61	52.0	5
6	62.60	57.34	2.57	61.5	5
7	73.40	67.16	2.56	72.0	5
8	84.11	77.58	2.62	82.0	5
9	94.62	86.57	2.51	92.5	5
10	104.22	96.03	2.58	104.0	5
11	115.37	105.65	2.65	113.0	5
12	126.04	115.96	2.60	123.5	5

(\*) ESD failure criteria : BV (I @1 $\mu$ A) shift >20%.

For LVPFOD, the device dimension was drawn as  $W=800~\mu m$  and  $S=0.9~\mu m$ . To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu A$  when the drain bias is 10 V for each unit. The TLP-measured I-V characteristic of the LVPFODs are shown in Fig. 2.9. The drain breakdown voltage of the LVPFOD unit is 11.0 V, and the trigger voltage (V<sub>t1</sub>) is 12.52 V. LVPFOD can also be stacked up for higher trigger and holding voltage without losing I<sub>t2</sub>. The LVPFOD unit can pass HBM ESD test of 4.5kV. And the holding voltage can higher than the target supply voltage 10 V. It is a good solution design, which is proposed to latchup-free immunity.




Fig. 2.9 Stacked LVPFOD TLP I-V curve characteristic.

The detailed characteristic of stacked LVPFOD with different stacking numbers are listed in TABLE 2.4. By adjusting the stacking numbers, all the parameters can linearly increase that proposed ESD protection solution can be further used for higher voltage applications and also get latchup-free immunity. The LVPFOD has non-snapback phenomenon, which makes the curve to fit into the ESD protection window. Stacked LVPFOD can be completed by less masks in process. And it is an excellent solution for latchup-free immunity and ESD robustness. An effective ESD protection solution realized with 12-LVPFOD stacked has been successfully verified in a 0.5-µm SOI process for 120 V applications.

TABLE 2.4
Summary of Stacked LVPFOD TLP ESD Robustness with Different Stacking Numbers.

Stacked Number of LVPFOD	V <sub>t1</sub> (V)	$V_{h}\left( V\right)$	I <sub>t2</sub> (A)	BV (V) (I@1μA)	HBM (kV)*
1	12.52	10.91	2.34	11.0	4.5
2	24.67	21.25	2.25	22.5	4.5
3	36.66	31.94	2.19	34.0	4.5
4	48.78	42.56	2.28	45.5	4.5
5	61.71	54.00	2.29	56.5	4.5
6	73.52	64.08	2.32	68.0	4.5
7	86.69	76.31	2.35	79.0	4.5
8	98.06	85.93	2.36	90.5	4.5
9	110.57	97.83	2.30	101.5	4.5
10	122.52	108.42	2.31	113.0	4.5
11	133.69	119.22	2.34	124.5	4.5
12	146.71	130.82	2.36	135.5	4.5

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

As shown in Fig. 2.10, it depicts the comparison among three DC I-V curves of LV ESD protection devices in SOI process. The DC I-V curve of LVPMOS is larger than the others at 10 V. LVPMOS has large leakage current when the applied voltage close to breakdown. With consideration for ESD robustness, LVPFOD can be the best choice of stacked configuration.




Fig. 2.10 DC measurement of LV ESD protection devices.

#### 2.5 Summary

This chapter focuses on ESD protection design for 120 V application in high-voltage ICs. Each unit device was fully isolated to each other by the DTI and buried oxide. 12-LVPFOD stacked structure has been successfully verified in a 0.5-µm SOI process for 120 V applications. Every LVPFOD was only connected through the metal layers to make the stacked configuration with different stacking numbers. The TLP-measured I-V characteristic of the 12-LVPFOD stacked is shown in Fig. 2.9. The detailed characteristic of 12-stacked

LVPFOD is listed in TABLE 2.4. LVPFOD without gate structure does not suffer the leakage problem. LVPMOS has large leakage current when the applied voltage close to breakdown. LVNMOS burned out immediately when entering into its snapback region.

The trigger voltage (Vt1, 146.7 V) of stacked 12-LVPFOD can be smaller than the breakdown voltage (147.0 V) of 120 V nLDMOS to get an effective ESD protection. The holding voltage (Vh, 130.82 V) of stacked LVPFOD can be greater than the maximum operation voltage (Vcc, 120 V) to avoid latchup issue. The 12-LVPFOD stacked also exhibited excellent ESD robustness of up to 4.5 kV in HBM ESD test. TABLE 2.5 depicts the comparison among HV ESD protection in SOI process with the previous arts. The silicon data shows that stacked LVPFOD applied for 120V application in SOI process can pass 4kV HBM level with reasonable layout area.

TABLE 2.5
Comparison of HV ESD Protection Solutions among the Prior Arts in SOI Process.

ESD	Technology	Device used	Supply	TL	_P (100n	ıs)	нвм	Device	Latchup
solutions	(SOI)	for ESD protection	voltage (Vcc)	V <sub>t1</sub> (V)	V <sub>h</sub> (V)	I <sub>t2</sub> (A)	ESD level	width (µm)	issue (*2)
[4]	40V SOI LDMOS process	LDMOS-SCR	40V	53	4	1.25	N.A.	N.A.	Yes
[5]	60V SOI BCD process	LDMOS-SCR	60V	70	3.5	1.25	N.A.	N.A.	Yes
[6]	0.18µm 60V SOI BCD process	LDMOS-SCR	60V	65	10	2.5	N.A.	40	Yes
[7], [8]	0.8µm SOI BCD process	LDMOS-SCR	25V	37	3	5.5	N.A.	300	Yes
[9]	SOI process	LDMOS-SCR	42V	65	5	>10	N.A.	N.A.	Yes
[10]	0.5µm SOI process	LDMOS-SCR	15V	42	17	5.1	N.A.	120	No
[11]	0.18µm 40V SOI BCD process	LDMOS	40V	47	10	2.14	N.A.	N.A.	Yes
This work	0.5µm 120V SOI process	12-LVPFOD stacked	120V	146.7	130.9	2.36	4.5kV (*1)	800	No

<sup>(\*1)</sup> ESD failure criteria : BV (I @1μA) shift >20%.


<sup>(\*2)</sup> The holding voltage  $(V_h)$  should be larger than the supply voltage  $(V_{CC})$  to avoid latchup issue.

# **Chapter 3**

# **Stacked Low-Voltage and High-Voltage Devices**

### 3.1 High-Voltage Device Structures

In this chapter, the proposed solution will use the stacked LV-HV Device Structures. The simplified device cross-sectional view and the corresponding layout top view of the HV-Diodes are shown in Fig. 3.1 (a) and 3.1 (b), respectively. In SOI process, HV device structures are made like racetrack type. For 60 V and 80 V high-voltage applications, the difference between two voltage applications is design rule in the same structure. The width is defined by the straight line among racetrack type structure. The HBM ESD target levels of HV-Diode in the testchip are 2 kV, 4 kV, and 8 kV. The device dimensions were drawn as total W of 3000 μm, 5000 μm, and 9000 μm, respectively. They were fully isolated by the DTI and buried oxide. The typical devices of HV-Diode had been drown with minimum rule of the given SOI process. In reverse bias region, to breakdown the junction has large enough voltage across the device. As an ESD protection devices, it would not snapback, which means the holding voltage is higher than the supply voltage. It can be an excellent solution for latchup-free immunity.



(a)




Fig. 3.1 Device (a) cross-sectional view, and (b) layout top view of HV-Diode in a 0.5-μm SOI process.

1896

## 3.2 Low-Voltage and High-Voltage Device Characteristics

#### 3.2.1 Low-Voltage Devices

The HBM ESD target levels of LVPFOD in the testchip are 2 kV, 4 kV, and 8 kV. The device dimensions were drawn as total W of 600  $\mu$ m, 800  $\mu$ m, and 1600  $\mu$ m, respectively. They were fully isolated by the DTI and buried oxide. The typical devices of LVPFOD had been drown with minimum rule of the given SOI process. To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu$ A when the drain bias is 10 V. The TLP-measured I-V characteristic of the LVPFOD with different width are shown in Fig. 3.2. The drain breakdown voltage of the LVPFOD with different width are the same voltage 11.0 V. And the trigger voltage (V<sub>t1</sub>) are 12.40 V, 12.34 V, and 12.21 V, respectively. And the holding voltage can higher than the target supply voltage 10 V. It not only proposed to latchup-free immunity but also accomplished the HBM ESD target levels.




Fig. 3.2 LVPFOD TLP I-V curve characteristic with different width.

The detailed characteristic of LVPFOD with different width are listed in TABLE 3.1. By adjusting the total width, the HBM ESD level can linearly increase that proposed ESD protection solution can be further used for higher ESD robustness. The LVPFOD has non-snapback phenomenon, which makes the curve to fit into the ESD protection window. Stacked LVPFOD can be completed by less masks in process. And it is an excellent solution for latchup-free immunity and ESD robustness.

TABLE 3.1
Summary of LVPFOD TLP ESD Robustness with Different Width.

LVPFOD	$V_{t1}(V)$	$V_{h}(V)$	Ι. (Δ)	BV (V)	HBM	MM
width	Vtl (V)	<b>V</b> h ( <b>V</b> )	$I_{t2}(A)$	(I@1µA)	(kV)*	(V)*
600 μm	12.40	10.43	1.78	11.0	3.5	150
800 μm	12.34	10.25	2.37	11.0	4.5	250
1600 μm	12.21	9.97	5.02	11.0	>8	450

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

#### 3.2.2 High-Voltage Devices

According to the chapter 3.1, the TLP-measured I-V characteristic of the 60 V and 80 V HV-Diode are shown in Fig. 3.3 and 3.4, respectively. To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu$ A when the drain bias are 60 V for 60 V HV-Diode and 80 V for 80 V HV-Diode, respectively. The drain breakdown voltage of the 60 V HV-Diode is 91.0 V and the 80 V HV-Diode is 122.5 V. And the holding voltage can higher than the target supply voltage 60 V and 80 V, respectively. HV-Diode can also be increased up for higher I<sub>t2</sub> without losing trigger and holding voltage. But the 80 V HV-Diode got bad ESD robustness, it cannot be an ESD protection devices.




Fig. 3.3 60 V HV-Diode TLP I-V curve characteristic with different width.




Fig. 3.4 80 V HV-Diode TLP I-V curve characteristic with different width.

The detailed characteristic of HV-Diodes with different width are listed in TABLE 3.2. By adjusting the total width, the HBM ESD level can linearly increase that proposed ESD protection solution can be further used for higher ESD robustness. The HV-Diode has non-snapback phenomenon, which makes the curve to fit into the ESD protection window. Even 60 V HV-Diode can accomplish the HBM ESD target levels, it is completed by more masks in process. For area and ESD concerns, ESD robustness per area of 60 V HV-Diode is smaller than LV device, not to mention the 80 V HV-Diode. The anode to cathode spacing of 60 V HV-Diode and 80 V HV-Diode are 7.99 μm and 9.19 μm, respectively. The turned-on central fingers cause the ESD current mainly discharging through those fingers. If the turned-on region cannot be extended to full regions of all fingers before second breakdown occurs in HV-Diodes, the turned-on central region will be burned out by the over-heating ESD current. It has a significant impact on 80 V HV-Diode.

TABLE 3.2 Summary of 60 V and 80 V HV-Diode TLP ESD Robustness with Different Width.

HV Diode operation voltage	HV Diode width	$V_{t1}(V)$	$V_{h}\left( V\right)$	I <sub>t2</sub> (A)	BV (V) (I@1μA)	HBM (kV)*	MM (V)*
	3000 μm	92.97	93.63	1.58	91.5	3	250
60 V	5000 μm	91.93	92.73	2.64	91.0	5.5	400
	9000 μm	92.20	92.47	4.48	91.0	>8	550
	3000 μm	125.12	125.95	0.35	122.0	0.5	200
80 V	5000 μm	124.95	125.56	0.73	122.5	1.5	150
	9000 μm	125.15	125.58	1.14	122.5	2	150

(\*) ESD failure criteria : BV (I @1 $\mu$ A) shift >20%.

## 3.2.3 Stacked Configurations

There are two stacked configurations, which are studied in this section. The top views of stacked configurations are shown in Fig. 3.5.




Fig. 3.5 Top views of (a) stacked LV-HV, and (b) stacked HV-LV configuration.

All of these two stacked configurations are stacked by one LVPFOD (W =  $600 \mu m$ ) and one 60 V HV-Diode (W =  $3000 \mu m$ ). The TLP-measured I-V characteristic of stacked configurations are shown in Fig. 3.6. To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu A$  when the drain bias is 70 V. The drain breakdown voltage of stacked LV-HV configuration is 106.5 V, and stacked HV-LV configuration is 110.0 V. And the trigger voltages (Vt1) are 110.18 V and 118.65 V, respectively. These two configurations can also be stacked up for higher trigger and holding voltage without losing  $I_{12}$ .




Fig. 3.6 Stacked configuration TLP I-V curve characteristic.

The detailed characteristic of stacked configurations are listed in TABLE 3.3. Stacked devices perform almost the same TLP I-V curves in LV-HV and HV-LV configuration. To choose the LV device for the first part of stacked configuration. Because of the stand-alone LV device got high HBM ESD level, so the HBM ESD level of stacked configuration is limited by HV device. For the reason that the best choice of stacked configuration is stacked LV-HV configuration.

TABLE 3.3 Summary of Stacked Configuration TLP ESD Robustness.

Stacked configuration	$V_{t1}(V)$	$V_{h}\left( V\right)$	$I_{t2}\left(A\right)$	BV (V) (I@1μA)	HBM (kV)*
LV-HV	110.18	110.82	1.61	106.5	3.5
HV-LV	118.65	119.02	1.61	110.0	3

(\*) ESD failure criteria : BV (I @1 $\mu$ A) shift >20%.

#### 3.3 Stacked Device Characteristics

#### 3.3.1 For 120 V Application

2.0

1.5

1.0


0.5

0.0

20

In this section, there are three stacked methods for 120 V application listed below. (1)

Two LVPFOD and one 80 V HV-Diode (2) Four LVPFOD and one 60 V HV-Diode (3)



TLP Voltage (V)

80

100

120

140

160

180

200

60

Fig. 3.7 For 120 V application TLP I-V curve characteristic.

40

To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu$ A when the drain bias is 120 V. The TLP-measured I-V characteristic of the 120 V application are shown in Fig. 3.7. The drain breakdown voltage of the stacked methods for 120 V application are 142.5 V, 132.5 V, and 132.5 V, respectively. And the trigger voltage ( $V_{t1}$ ) are 148.93 V, 143.79 V, and 145.69 V, respectively.

The detailed characteristic of stacked devices with different width for 120 V application are listed in TABLE 3.4. By adjusting the total width, the HBM ESD level can linearly increase that proposed ESD protection solution can be further used for higher ESD robustness. All the stacked methods have non-snapback phenomenon, which make the curve to fit into the ESD protection window. Obviously, 12-LVPFOD stacked is an excellent solution for latchup-free immunity and ESD robustness. It can be completed by less masks in process.

TABLE 3.4
Summary of Stacked Devices TLP ESD Robustness for 120 V Application.

For 120 V application	Device width (μm)	$V_{t1}(V)$	$V_h(V)$	$I_{t2}\left(A\right)$	BV (V) (I@1μA)	HBM (kV)*	MM (V)*	Area (μm²)
	LV:600 HV:3000	150.49	149.62	0.47	143.0	1	200	59167
LVPFOD x2+ 80V HV-Diode	LV:800 HV:5000	150.23	149.17	0.85	142.5	1.5	150	94191
	LV:1600 HV:9000	148.93	148.88	1.28	142.5	2.5	150	157837
	LV:600 HV:3000	142.59	140.32	1.55	134.0	3	350	52724
LVPFOD x4+ 60V HV-Diode	LV:800 HV:5000	141.49	137.93	2.38	133.5	5	350	79960
	LV:1600 HV:9000	143.79	143.75	4.57	132.5	>8	600	134927
	LV:600	148.19	131.78	1.82	133.0	3.5	350	49152
LVPFOD x12	LV:800	146.96	129.53	2.42	135.5	5	400	60170
	LV:1600	145.69	125.55	5.01	132.5	>8	650	100960

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

#### 3.3.2 For 150 V Application

In this section, there are five stacked methods for 150 V application listed below. (1) two 60 V HV-Diode (2) five LVPFOD and one 80 V HV-Diode (3) seven LVPFOD and one 60 V HV-Diode (4) 15-LVPFOD stacked (5) 16-LVPFOD stacked




Fig. 3.8 For 150 V application TLP I-V curve characteristic.

To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu$ A when the drain bias is 150 V. The TLP-measured I-V characteristic of the 150 V application are shown in Fig. 3.8. The drain breakdown voltage of the stacked methods for 150 V application are 183.5 V, 175.5 V, 166.3 V, 165.1 V, and 176.3 V, respectively. And the trigger voltages (V<sub>t1</sub>) are 201.97 V, 181.53 V, 172.54 V, 177.36 V, and 186.27 V, respectively.

The detailed characteristic of stacked devices with different width for 150 V application are listed in TABLE 3.5. By adjusting the total width, the HBM ESD level can linearly increase that proposed ESD protection solution can be further used for higher ESD robustness. All the stacked methods have non-snapback phenomenon, which make the curve to fit into the

ESD protection window. The methods (3) seven LVPFOD and one 60 V HV-Diode, (4) 15-LVPFOD stacked, and (5) 16-LVPFOD stacked can accomplish the HBM ESD target levels. For area and ESD robustness concerns, LVPFOD is proved with good ESD robustness per area. Obviously, 15-LVPFOD stacked is an excellent solution for latchup-free immunity and ESD robustness.

TABLE 3.5
Summary of Stacked Devices TLP ESD Robustness for 150 V Application.

For 150 V	Device				BV (V)	HBM	MM	Area
application	width (μm)	$V_{t1}(V)$	$V_{h}(V)$	$I_{t2}(A)$	(I@1µA)	(kV)*	(V)*	$(\mu m^2)$
-0	HV:3000	205.92	207.24	1.36	184.3	2	400	71932
60V	HV:5000	204.71	205.39	2.38	184.3	3.5	450	118836
HV-Diode x2	HV:9000	201.97	202.80	3.83	183.5	6	650	201250
	LV:600 HV:3000	186.91	182.83	0.42	176.7	1	250	59313
LVPFOD x5+ 80V HV-Diode	LV:800 HV:5000	183.09	179.70	0.79	176.3	1.5	150	94381
	LV:1600 HV:9000	181.53	181.43	1.25	175.5	2.5	200	158375
	LV:600 HV:3000	177.15	172.92	1.57	169.5	3	400	68803
LVPFOD x7+ 60V HV-Diode	LV:800 HV:5000	171.01	167.09	2.36	169.9	5	400	99644
	LV:1600 HV:9000	172.54	172.32	4.55	166.3	>8	600	168139
	LV:600	182.21	164.98	1.82	166.3	3.5	400	61310
LVPFOD x15	LV:800	182.15	162.25	2.41	165.9	5	450	74997
	LV:1600	177.36	155.13	4.98	165.1	>8	700	125895
	LV:600	195.61	176.47	1.77	177.5	3.5	450	65231
LVPFOD x16	LV:800	194.65	173.28	2.51	177.1	5	500	79854
	LV:1600	186.27	174.44	5.09	176.3	>8	750	134173

(\*) ESD failure criteria : BV (I @1 $\mu$ A) shift >20%.

#### 3.3.3 For 200 V Application

In this section, there are five stacked methods for 200 V application listed below. (1) two 80 V HV-Diode (2) ten LVPFOD and one 80 V HV-Diode (3) four LVPFOD and two 60 V HV-Diode (4) 20-LVPFOD stacked (5) 21-LVPFOD stacked




Fig. 3.9 For 200 V application TLP I-V curve characteristic.

To measure the TLP I-V curve, the failure criteria is determined by the leakage current over 1  $\mu$ A when the drain bias is 200 V. The TLP-measured I-V characteristic of the 200 V application are shown in Fig. 3.9. The drain breakdown voltage of the stacked methods for 200 V application are 209.5 V, 211.0 V, 217.0 V, 221.5 V, and 233.5 V, respectively. And the trigger voltages (V<sub>t1</sub>) are 251.37 V, 228.20 V, 243.84 V, 226.67 V, and 239.99 V, respectively.

The detailed characteristic of stacked devices with different width for 200 V application are listed in TABLE 3.6. By adjusting the total width, the HBM ESD level can linearly increase that proposed ESD protection solution can be further used for higher ESD robustness. All the stacked methods have non-snapback phenomenon, which make the curve to fit into the

ESD protection window. The methods (4) 20-LVPFOD stacked and (5) 21-LVPFOD stacked can accomplish the HBM ESD target levels. For area and ESD robustness concerns, LVPFOD is proved with good ESD robustness per area. Obviously, 20-LVPFOD stacked is an excellent solution for latchup-free immunity and ESD robustness.

TABLE 3.6 Summary of Stacked Devices TLP ESD Robustness for 200 V Application.

For 200 V	Device	M (M)	<b>M</b> ( <b>M</b> )	T (A)	BV (V)	HBM	MM	Area
application	width (μm)	$V_{t1}(V)$	$V_{h}(V)$	$I_{t2}(A)$	(I@1µA)	(kV)*	(V)*	$(\mu m^2)$
80V	HV:3000	252.27	253.13	0.16	211.0	0.5	250	77049
HV-Diode x2	HV:5000	251.82	251.76	0.33	209.5	1	250	137743
HV-Dlode X2	HV:9000	251.37	251.33	0.54	209.5	1	250	231482
	LV:600 HV:3000	242.42	236.36	0.39	214.0	<0.5	200	79341
LVPFOD x10+ 80V HV-Diode	LV:800 HV:5000	234.35	230.59	0.86	212.5	1.5	150	118438
	LV:1600 HV:9000	228.20	226.24	1.52	211.0	2.5	150	199112
	LV:600 HV:3000	251.18	250.43	1.35	220.0	2	450	87913
LVPFOD x4+ 60V HV-Diode x2	LV:800 HV:5000	247.79	247.47	2.31	218.5	3.5	400	138421
HV-Dlode X2	LV:1600 HV:9000	243.84	244.17	3.62	217.0	6	500	234322
	LV:600	243.89	222.16	1.71	223.0	3.5	500	81253
LVPFOD x20	LV:800	242.62	218.43	2.44	223.0	5	550	99832
	LV:1600	226.67	206.49	5.00	221.5	>8	800	167310
	LV:600	255.44	234.06	1.80	235.0	3.5	500	85370
LVPFOD x21	LV:800	252.08	229.01	2.38	233.5	5	600	104652
	LV:1600	239.99	217.87	5.10	233.5	>8	800	175765

(\*) ESD failure criteria : BV (I @1µA) shift >20%.

### 3.4 Failure Analysis

In semiconductor Failure Analysis Optical Beam Induced Resistance Change (OBIRCH) is commonly used to locate a metal short or an active area short. OBIRCH is normally used for resistance variation analysis and current leak analysis inside the chip. Principle of the OBIRCH approach is an optical beam (IR) scans the IC and monitors the corresponding current at exact location. The beam induced heat inside the chip locally. Only near defects this heat generation will cause a local resistance change. This location is stored and can be overlapped an initial image produced by laser scanning the chip. The red point indicates high resistance and the green point indicates low resistance.

In condition of 200 V application, using OBRICH to prove the failure phenomenon. The current of stacked LVPFOD can be uniformly discharged through every stacked device, as shown in Fig 3.10. The defects are caused some local resistance change uniformly. The failure locations of the device fingers have ESD damage in the images. And HBM ESD level does not decrease with different stacking numbers. So stacked LVOFOD is an excellent solution for ESD protection device.




Fig. 3.10 OBRICH image of (a) 20-LVPFOD stacked, and (b) 21-LVPFOD stacked.

As shown in Fig. 3.11, the localized ESD damage of stacked HV device is only found within some region of one finger, due to the non-uniform turn-on phenomenon. The HBM ESD level of LVPFOD device is higher than HV-Diode. So the stacked LV-HV device HBM ESD level is limited by HV device. So stacked HV device is a poor solution for ESD protection device.




Fig. 3.11 The OBRICH image of (a) two 80 V HV-Diode, (b) ten LVPFOD and one 80 V HV-Diode, and (c) four LVPFOD and two 60 V HV-Diode.

### 3.5 Summary

This chapter focuses on ESD protection design for 120 V, 150 V and 200 V operation voltages, in a 0.5-µm SOI process. Stacked LV-HV device structures have been successfully verified in a 0.5-µm SOI process. As ESD protection devices, HV-Diodes and LVPFOD have no snapback phenomenon, which can become excellent solutions for latchup-free ESD protection design. But LV devices have higher ESD robustness than HV devices with same area. The HBM ESD level of stacked configuration is limited by HV device. In 80 V HV-Diode, no matter how to modify the total width, the ESD robustness is still poor. 60 V HV-Diode is much better than 80 V HV-Diode, but HV-Diodes have lower ESD robustness than stacked LVPFOD with same area. With consideration for layout area and ESD robustness, stacked LVPFOD can be the best choice. The proposed ESD protection solution can be further used for higher voltage applications with latchup-free immunity.

# **Chapter 4**

## **HBM and MM ESD Effect of Stacked Devices**

### 4.1 Stacked Low-Voltage Device Characteristics

There is an investigation of MM ESD level in this chapter. The MM ESD level of the stacked LVPFOD with different stacking numbers is shown in Fig. 4.1. According to the chapter 2, HBM ESD level has same ESD level, it does not increase with the numbers of stacked devices. And it is different with HBM ESD level, the MM ESD level increases with the numbers of stacked devices. The MM ESD level is proportional to the stacked number.




Fig. 4.1 MM ESD test level with different stacking numbers.

The TLP-measured I-V characteristic of the stacked LVPFOD with different stacking numbers are shown in Fig. 4.2. The trigger voltage  $(V_{t1})$  of stacked LVPFOD can be smaller

than the breakdown voltage of HV LDMOS to get an effective ESD protection. The holding voltage  $(V_h)$  of stacked LVPFOD can be greater than the maximum operation voltage  $(V_{cc})$  to avoid latchup issue.




Fig. 4.2 TLP-measured I-V characteristic of the stacked LVPFOD with different stacking numbers of 1, 12, 15, 16, 20 and 21, verified in a 0.5-μm SOI process.

The trend of  $V_{t1}$  and  $V_h$  with different stacking numbers is shown in Fig. 4.3. They can linearly increase by the numbers of LVPFOD stacked. The on-state resistance ( $R_{on}$ ) of stacked LVPFOD can also linearly increase by the numbers of LVPFOD stacked. The second breakdown current (It2) with different stacking numbers of stacked LVPFOD can achieve 5 A. It means the current can uniformly through the every unit device, and does not decrease with different stacking numbers. The trend of  $R_{on}$  and  $I_{t2}$  with different stacking numbers is shown in Fig. 4.4.




Fig. 4.3 TLP trigger voltage and holding voltage with different stacking numbers.




Fig. 4.4 TLP second breakdown current and on-state resistance with different stacking numbers.

The detailed characteristic of stacked LVPFOD with different stacking numbers are listed in TABLE 4.1. The silicon data shows that stacked LVPFOD applied for 120V application in a HV SOI process can pass 8kV HBM level with reasonable layout area. By adjusting the stacking numbers, all the parameters can linearly increase that proposed ESD protection solution can be further used for higher voltage applications and also get latchup-free immunity.

TABLE 4.1 Summary of Stacked LVPFOD TLP ESD Robustness with Different Stacking Numbers.

Stacked Number of LVPFOD	$V_{t1}(V)$	$V_{h}\left( V\right)$	$I_{t2}\left(A\right)$	BV (V) (I@1μA)	$R_{on}\left(\Omega\right)$	HBM (kV)*	MM (V)*
1	12.20	10.14	5.03	11.0	1.39	>8	450
12	145.69	125.55	5.01	132.5	10.77	>8	650
15	177.36	155.13	4.98	165.1	13.11	>8	700
16	186.93	166.30	5.07	176.3	14.63	>8	750
20	226.67	206.49	5.00	221.5	17.17	>8	800
21	237.04	217.48	5.12	233.5	18.13	>8	800

(\*) ESD failure criteria : BV (I @  $1\mu$ A) shift >20%.

#### 4.2 Current Waveform Measurement

#### 4.2.1 Measurement setup

As shown in TABLE 4.1, all the HBM ESD level are the same, but the MM ESD level increases by the numbers of stacked LVPFOD. Because of the device resistance increases by the numbers of stacked LVPFOD. Base on JEDEC standards [13], [14], methods with peak current (Ipeak) test had been defined. The typical equivalent HBM and MM ESD test circuits are shown in Fig. 4.5 and 4.6, respectively.




Fig. 4.5 Typical equivalent HBM ESD circuit [13].




Fig. 4.6 Typical equivalent MM ESD circuit [14].

Therefore, the measurement HBM and MM ESD test zapping level were selected 8 kV and 300 V form TABLE 4.1, respectively. As shown in Fig. 4.7, the measurement setup to verify the current waveform for HBM and MM ESD test. The current prober (CT1) can be measured the peak current change with different stacking numbers. The CT1 provides an output of 5 mV for each milliamp of input current, and the attenuator makes waveform to

decrease by ten times. So the oscilloscope needs to make two times increase to show the real waveform.




Fig. 4.7 Measurement setup for the HBM and MM ESD current waveform.

#### 4.2.2 Measurement Results

The HBM ESD test is dominated by  $1.5 \text{ k}\Omega$ , and the device resistance is relatively small. Therefore, all the HBM ESD levels are the same. The measurements of HBM current waveform verify the similar level peak currents, rise times, and pulse decay times, as shown in Fig. 4.8. The MM ESD test is dominated by device resistance, because there is no discharge resistance in MM ESD circuit. Therefore, the MM ESD level is proportional to the stacked number of LVPFOD. As shown in Fig. 4.9, the measurements of MM current waveform verify the decreased peak currents, rise times, and first pulse widths by the numbers of stacked LVPFOD. The trend of HBM and MM peak current with different stacking numbers are shown in Fig. 4.10.




Fig. 4.8 Measured HBM@8kV current waveforms with different stacking numbers of 1, 12, 15, and 20.




Fig. 4.9 Measured MM@300V current waveforms with different stacking numbers of 1, 12, 15, and 20.




Fig. 4.10 HBM@8kV and MM@300V peak current with different stacking numbers.

The trend of MM rise times and first pulse widths with different stacking numbers are shown in Fig. 4.11. The MM current waveforms measurement verified the decreased rise times and first pulse widths by the numbers of stacked LVPFOD. In condition of the same MM@300 V, by increasing the number of stacked LVPFOD, the peak current is decreased because the device resistance is enlarged. With smaller peak current value, the rise time and the first pulse width would be reduced. Finally, the detailed characteristic of HBM and MM waveforms with different stacking numbers are listed in TABLE 4.2.




Fig. 4.11 Rise time and first pulse width of MM@300V with different stacking numbers.

TABLE 4.2

Summary of HBM and MM Waveform with Different Stacking Numbers.

		Н	IBM@8 k	V	N	1M@300	V
Stacked Number of LVPFOD	$R_{\mathrm{on}}\left(\Omega\right)$	Peak Current (A)	Rise Time (ns)	Pulse Decay Time (ns)	Peak Current (A)	Rise Time (ns)	First Pulse Width (ns)
1	1.39	5.81	9.0	121.2	4.60	14.4	35.4
12	10.77	5.48	7.8	123.6	2.48	10.4	34.6
15	13.11	5.47	8.0	123.6	1.96	11.0	33.6
16	14.63	5.45	6.8	129.6	1.84	10.8	33.6
20	17.17	5.41	8.2	123.6	1.24	9.8	32.2
21	18.13	5.36	7.6	127.0	1.01	8.8	30.8

### 4.3 Damping Effect

As shown in Fig. 4.9, there are an underdamping and others overdamping in the MM current waveforms. The MM current waveforms are proportional to the stacked number. In this section, there is an investigation of damping effect of MM ESD current waveform. As shown in Fig. 4.12, the differential equation of RLC series circuit can be found the constitutive equation (1) by substituting into Kirchhoff's Voltage Law (KVL), where the source is an unchanging voltage. First of all, differentiating and dividing by inductance (L) leads to the second order differential equation (2). It can usefully be expressed in a more generally applicable form in equation (3). For the case of the series RLC circuit these two parameters are given by  $\alpha$  and  $\omega$ 0. And the parameter  $\alpha$ ,  $\omega$ 0, and  $\omega$ 0 are shown in equation (4)-(6). The coefficients C1 and C2 are determined by the boundary conditions of the specific




Fig. 4.12 RLC series circuit.

$$Ri(t) + L\frac{di(t)}{dt} + \frac{1}{C} \int_{-\infty}^{\tau = t} i(\tau)d\tau = 0$$
 (1)

$$\frac{d^2i(t)}{dt^2} + \frac{R}{L}\frac{di(t)}{dt} + \frac{1}{LC}i(t) = 0$$
 (2)

$$\frac{d^{2}i(t)}{dt^{2}} + 2\alpha \frac{di(t)}{dt} + \omega_{0}^{2}i(t) = 0$$
 (3)

$$\alpha = \frac{R}{2L} \tag{4}$$

$$\omega_0 = \frac{1}{\sqrt{LC}} \tag{5}$$

$$\omega_d = \sqrt{{\omega_0}^2 - \alpha^2} \tag{6}$$

$$\xi \triangleq \frac{\alpha}{\omega_0} = \frac{R}{2} \sqrt{\frac{C}{L}} \tag{7}$$

By definition [20], as shown in Fig. 4.13, there are three different current waveforms depending on the value of damping factor ( $\xi$ ), as shown in equation (7). These are overdamping ( $\xi > 1$ ), critically damping ( $\xi = 1$ ), and underdamping ( $\xi < 1$ ). The differential equation has the characteristic equation as shown in equation (8)-(10). The overdamping waveform is a decay of the transient current without oscillation. The critically damping represents the circuit response that decays in the fastest possible time without going into oscillation. This consideration is important where it is required to reach the desired state as quickly as possible without overshooting. The underdamping waveform is a decaying oscillation at frequency  $\omega_d$ . The frequency  $\omega_d$  is shown in equation (6).




Fig. 4.13 Three different current waveforms.

$$i(t) = A_1 e^{-\omega_0(\xi + \sqrt{\xi^2 - 1})t} + A_2 e^{-\omega_0(\xi - \sqrt{\xi^2 - 1})t}$$
(8)

$$i(t) = B_1 t e^{-\alpha t} + B_2 e^{-\alpha t} \tag{9}$$

$$i(t) = C_1 e^{-\omega_0 t} \cos(\omega_d t) + C_2 e^{-\omega_0 t} \sin(\omega_d t)$$
(10)

As shown in Fig. 4.14, by using the RLC series circuit of MM to explain the measurement result. There are an underdamping and others overdamping in the MM current waveforms, as shown in Fig. 4.9. The MM current waveforms are proportional to the stacked number. The inductance is approximately 0.414 nH for RLC series circuit of MM that is extracted from the measured MM ESD current waveforms. According to the damping factor, when the device resistance is smaller than 2.88  $\Omega$ , the MM ESD current waveform will be underdamping. During MM ESD test on a single LVPFOD unit, the current waveform is underdamping. Then the differential equation has the characteristic equation (10) of underdamping waveform. The C and Ron values are 200 pF and 1.39  $\Omega$ , respectively. The initial voltage of capacitor is 300 V, and peak current is 4.60 A. As ESD device stacked number increases, the load resistance of MM increases and the peak current decreases. When

the device resistance is larger than  $2.88~\Omega$ , the MM ESD current waveform will be overdamping. It is corresponding to the TLP measurement data of  $R_{on}$ , as shown in TABLE 4.1.




Fig. 4.14 RLC series circuit of MM.

As shown in Fig. 4.8, there are all overdamping in the HBM current waveforms. In the same way as MM, the parameters of HBM RLC series circuit were known. In condition of the unit LVPFOD, the capacitor changes to 100 pF, the Ron is 1.39  $\Omega$ , and the resistance adds 1.5 k $\Omega$  in series circuit. Also known that the initial voltage of capacitance is 8 kV, and peak current is 5.81 A. Using the same way calculate the overdamping waveform of HBM.

According to the resulting inductance of RLC series circuit of MM is approximately 0.41 nH. As shown in the damping factor in equation (7), if the HBM current waveform is overdamping, the device resistance should be more than 4.07  $\Omega$ . The result is much less than 1.5 k $\Omega$ . It is easy to know why the definition HBM current waveform in the JEDEC standards is overdamping waveforms.

### 4.4 Summary

An investigation of HBM and MM effect on stacked ESD protection device for high voltage application is studied in this chapter. This chapter studied the reason why MM ESD level can be increased by the number of stacked ESD devices. As ESD device stacked number increases, the load resistance of MM increases and the peak current decreases. The load resistance of MM is dominated by stacked ESD devices, but the HBM is dominated by  $1.5 \, \mathrm{k}\Omega$ . So the MM ESD level increases by the numbers of stacked LVPFOD, and all the HBM ESD level are the same. Damping effect in the equivalent ESD circuit is mainly dominated by the total resistance of ESD discharge path. It determines whether or not the typical equivalent HBM and MM ESD test circuits will resonate naturally.



# **Chapter 5**

## **Conclusions and Future Work**

#### **5.1** Conclusions

In this thesis, stacked LV devices and stacked LV-HV devices are studied. The characteristic of LVPFOD for ESD protection is better than LVNMOS and LVPMOS. Comparing with stacked HV devices, the stacked LVPFOD has been verified with better ESD robustness in a 0.5-µm SOI process for HV applications. With consideration for layout area and ESD robustness, stacked LVPFOD can be the best choice. The LVPFOD stacked structures can get V<sub>h</sub> of 125.55 V, 155.13 V, and 206.49 V for the operation voltages focused on 120 V, 150 V and 200 V, respectively. The silicon data shows that stacked LVPFOD applied for HV application in SOI process can pass 8kV HBM level. By adjusting the stacking numbers, the proposed ESD protection solution can be further used for higher voltage applications and also get latchup-free immunity.

The proposed solution is stacking LV devices for HV ESD protection applications. As ESD device stacked number increases, the load resistance of MM increases and the peak current decreases. Therefore, MM ESD measurement increases by the numbers of stacked devices. The experiment of MM ESD current waveform measurement verified the device resistance increases by the numbers of stacked devices. It has a significant impact on MM ESD level. Also it can explain the waveform damping effect for typical equivalent HBM and MM ESD circuit. Damping effect is caused by the resistance in the circuit. It determines whether or not the typical equivalent HBM and MM ESD test circuits will resonate naturally.

Finally, an effective ESD protection solution realized with stacked LVPFOD has been successfully verified in a VIS 0.5-µm SOI process for HV applications. Stacked LV devices not only get higher ESD robustness, but also use fewer layout layers. The experiment of MM

ESD current waveform measurement verified the MM ESD level is proportional to the stacked number.

#### 5.2 Future Work

In this thesis, there is a solution with high ESD robustness and latchup-free immunity. It can meet ESD protection design window. But layout area of the stacked devices for ESD protection is still large. By modifying the layer of LV device structure, the breakdown voltage can be increased. It is possible to decrease the stacked number of LV devices for circuit operation voltage. It can reduce a relatively small layout area.

There is a HV application for bidirectional HV ESD protection. The bidirectional HV ESD protection with latchup-free immunity design is requested in some HV applications with input voltage maybe lower than Vss. A bidirectional device provides ESD protection for both polarities in a single device. Using the method of stacked LV devices, it would waste more area for HV ESD protection. To investigate the methods for bidirectional HV ESD protection with latchup-free immunity design is the next research.

## Reference

- [1] W.-Y. Chen, M.-D. Ker, Y.-N. Jou, Y.-J. Huang, and G.-L. Lin, "Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure," in *Proc. IEEE Int. Symp. Physi. Failure Anal. Integr. Circuits*, July 2009, pp.41-44.
- [2] W.-Y. Chen, M.-D. Ker, Y.-J. Huang, Y.-N. Jou, and G.-L. Lin, "Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration," in *Proc. IEEE Asia Pacific Conf. Circuits Syst.*, 2008, pp.61-64.
- [3] Y.-C. Huang, C.-T. Dai, and M.-D. Ker, "Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25-µm 60 V BCD process," in *Proc. IEEE Int. Symp. Next-Generation Electronics*, Kaohsiung, Taiwan, 2013, pp. 116-119.
- [4] P. Zhang, Y. Wang, S. Jia, and X. Zhang, "Study of LDMOS-SCR: A high voltage ESD protection device," in *Proc. IEEE Int. Conf. Solid-State Integr. Circuit Tech.*, Nov. 2010, pp.1722-1724.
- [5] P. Zhang, Y. Wang, S. Jia, and X. Zhang, "Analysis of LDMOS-SCR ESD protection device for 60V SOI BCD technology," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits*, Dec. 2010, pp.1-4.
- [6] Y. Wang, G.-Y. Lu, J. Cao, Q. Liu, G.-G. Zhang, and X. Zhang, "A novel ESD self-protecting symmetric nLDMOS for 60V SOI BCD process," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits*, June 2013, pp.1-2.
- [7] H. Arbess, D. Tremouilles, and M. Bafleur, "High-temperature operation MOS-IGBT power clamp for improved ESD protection in smart power SOI technology," in *Proc. EOS/ESD Symp.*, Sept. 2011, pp.1-8.
- [8] H. Arbess, M. Bafleur, D. Tremouilles, and M. Zerarka, "Combined MOS-IGBT-SCR structure for a compact high-robustness ESD power clamp in smart power SOI technology," *IEEE Trans. Device Mater. Rel.*, vol.14, no.1, pp.432-440, March 2014.
- [9] J. Wu, S.-R. Dong, Y. Han, J. Zeng, F. Ma, and J.-F. Zheng, "Lateral IGBT in thin SOI process for high voltage ESD application," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits*, Dec. 2012, pp.1-3.
- [10] S.-Y. Liu, W.-F. Sun, H.-W. Pan, H. Wang, and Q.-S. Qian, "A novel latch-up free SCR-LDMOS for power-rail ESD clamp in half-bridge driver IC," in *Proc. IEEE Int. Conf. Solid-State Integr. Circuit Tech.*, 2012, pp.1-3.
- [11] Y. Wang, G.-Y. Lu, L.-Z. Zhang, J. Cao, S. Jia, and Xing Zhang, "Comprehensive study and corresponding improvements on the ESD robustness of different nLDMOS devices," in *Proc. IEEE Int. Symp. Physi. Failure Anal. Integr. Circuits*, 2014, pp.304-307.

- [12] C.-T. Dai and M.-D. Ker, "Study on ESD protection design with stacked low-voltage devices for high-voltage applications," in *Proc. IEEE Int. Rel. Physics Symp.*, June 2014, pp.EL.5.1-EL.5.2.
- [13] Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM), JESD22-A114F, December 2008.
- [14] Electrostatic Discharge (ESD) Sensitivity Testing, Machine Model (MM), JESD22-A115C, November 2010.
- [15] M.-D. Ker, J.-J. Peng, and H.-C. Jiang, "ESD test methods on integrated circuits: an overview," in *Proc. IEEE Int. Conf. Electronics, Circuits Systems*, 2001, pp.1011-1014.
- [16] A. W.-Y. Lai and A. Wallash, "Effect of GMR recording head resistance on human body and machine model ESD waveforms," in *Proc. EOS/ESD Symp.*, Oct. 2002, pp.340-344.
- [17] W. Morris, "Latchup in CMOS," in *Proc. IEEE Int. Rel. Physics Symp.*, 2003, pp. 76-84.
- [18] M.-D. Ker and W.-Y. Lo, "Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology," *IEEE Trans. Semicond. Manuf.*, vol. 16, no. 2, pp. 319-334, May 2003.
- [19] K.-N. Tang, S.-F. Liao, M.-D. Ker, H.-C. Chiou, Y.-J. Huang, C.-C. Tsai, Y.-N. Jou, G.-L. Lin, "Stacked low-voltage PMOS for high-voltage ESD protection with latchup-free immunity," in *Proc. Asia-Pacific Electromagnetic Compatibility Symp.*, May 2015, pp.325-328.
- [20] C. Alexander and M. Sadiku, *Fundamentals of Electric Circuits*. New York: McGraw-Hill, 2007.
- [21] A. Amerasekera and C. Duvvury, *ESD in Silicon Integrated Circuits*, 2<sup>nd</sup> Edition, John Wiley & Sons, Ltd., England, 2002.

# Vita

姓 名:黄 義 傑

學 歷:

國立內壢高級中學 (93年9月~96年6月)

元智大學電機工程學系 (96年9月~100年6月)

國立交通大學電子研究所碩士班 (102年9月~104年9月)

## 研究所修習課程:

固態物理	霍斯科 教授
半導體物理及元件(一)	汪大暉 教授
積體電路技術(一)	崔秉鉞 教授
積體電路之靜電防護設計特論	柯明道 教授
材料分析	鄭晃忠 教授
化合物半導體物理及元件	張國明 教授
矽奈米元件及物理	蘇 彬 教授
奈米電子元件	荊鳳徳 教授
三維積體電路	陳冠能 教授

Email: justinsiwa@gmail.com

# **Publication List**

- [1] Yi-Jie Huang, Ming-Dou Ker, Yeh-Jen Huang, Chun-Chien Tsai, Yeh-Ning Jou, and Geeng-Lih Lin, "ESD Protection Design with Latchup-Free Immunity in 120V SOI Process," accepted by *IEEE International Conference SOI-3D-Subthreshold Microelectronics Technology Unified*.
- [2] Yi-Jie Huang and Ming-Dou Ker, "An Investigation of Human Body Model and Machine Model Effect on Stacked ESD Protection Device for High-Voltage Application," submit to *IEEE Transaction Electron Devices*.

